MNSC140CORE datasheet(15/88 Pages) FREESCALE

15 / 88 page

Direct Slave Interface, System Bus, Ethernet, and Interrupt Signals

MSC8122 Technical Data, Rev. 13

Freescale Semiconductor

1-5

HD[32–39]

D[32–39]

Reserved

Input/ Output

Input

Host Data Bus 32–39

Bits 32–39 of the DSI data bus.

System Bus Data 32–39

For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives

valid data on this bus.

If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can

be left unconnected.

HD40

D40

ETHRXD0

Input/ Output

Input

Host Data Bus 40

Bit 40 of the DSI data bus.

System Bus Data 40

For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives

valid data on this bus.

Ethernet Receive Data 0

In MII and RMII modes, bit 0 of the Ethernet receive data.

HD41

D41

ETHRXD1

Input/ Output

Input

Host Data Bus 41

Bit 41 of the DSI data bus.

System Bus Data 41

For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives

valid data on this bus.

Ethernet Receive Data 1

In MII and RMII modes, bit 1 of the Ethernet receive data.

HD42

D42

ETHRXD2

Reserved

Input/ Output

Input

Host Data Bus 42

Bit 42 of the DSI data bus.

System Bus Data 42

For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives

valid data on this bus.

Ethernet Receive Data 2

In MII mode only, bit 2 of the Ethernet receive data.

In RMII mode, this pin is reserved and can be left unconnected.

HD43

D43

ETHRXD3

Reserved

Input/ Output

Input

Host Data Bus 43

Bit 43 of the DSI data bus.

System Bus Data 43

For write transactions, the bus master drives valid data on this line. For read transactions, the slave drives

valid data on this bus.

Ethernet Receive Data 3

In MII mode only, bit 3 of the Ethernet receive data.

In RMII mode, this pin is reserved and can be left unconnected.

HD[44–45]

D[44–56]

Reserved

Input/ Output

Input

Host Data Bus 44–45

Bits 44–45 of the DSI data bus.

System Bus Data 44–45

For write transactions, the bus master drives valid data on this bus. For read transactions, the slave drives

valid data on this bus.

If the Ethernet port is enabled and multiplexed with the DSI/System bus, these pins are reserved and can

be left unconnected.

Table 1-5.

DSI, System Bus, Ethernet, and Interrupt Signals (Continued)

Signal Name

Type

Description

MNSC140CORE Datasheet(PDF) 15 Page - Freescale Semiconductor, Inc

MNSC140CORE Datasheet(HTML) 15 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL