Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MNSC140CORE Datasheet(PDF) 53 Page - Freescale Semiconductor, Inc

Part # MNSC140CORE
Description  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE Datasheet(HTML) 53 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 49Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 50Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 51Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 52Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 53Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 54Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 55Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 56Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 57Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 88 page
background image
AC Timings
MSC8122 Technical Data, Rev. 13
Freescale Semiconductor
2-19
2.5.6.2 DSI Synchronous Mode
Table 2-18.
DSI Inputs in Synchronous Mode
No.
Characteristic
Expression
1.1 V Core
1.2 V Core
Units
Min
Max
Min
Max
120
HCLKIN cycle time1,2
HTC
10.0
55.6
10.0
55.6
ns
121
HCLKIN high pulse width
(0.5
± 0.1) × HTC
4.0
33.3
4.0
33.3
ns
122
HCLKIN low pulse width
(0.5
± 0.1) × HTC
4.0
33.3
4.0
33.3
ns
123
HA[11–29] inputs set-up time
—
1.2
—
1.2
—
ns
124
HD[0–63] inputs set-up time
—
0.6
—
0.4
—
ns
125
HCID[0–4] inputs set-up time
—
1.3
—
1.3
—
ns
126
All other inputs set-up time
—
1.2
—
1.2
—
ns
127
All inputs hold time
—
1.5
—
1.5
—
ns
Notes:
1.
Values are based on a frequency range of 18–100 MHz.
2.
Refer to Table 2-6 for HCLKIN frequency limits.
Table 2-19.
DSI Outputs in Synchronous Mode
No.
Characteristic
1.1 V Core
1.2 V Core
Units
Min
Max
Min
Max
128
HCLKIN high to HD[0–63] output active
2.0
—
2.0
—
ns
129
HCLKIN high to HD[0–63] output valid
—
7.6
—
6.3
ns
130
HD[0–63] output hold time
1.7
—
1.7
—
ns
131
HCLKIN high to HD[0–63] output high impedance
—
8.3
—
7.6
ns
132
HCLKIN high to HTA output active
2.2
—
2.0
—
ns
133
HCLKIN high to HTA output valid
—
7.4
—
5.9
ns
134
HTA output hold time
1.7
—
1.7
—
ns
135
HCLKIN high to HTA high impedance
—
7.5
—
6.3
ns
Figure 2-11.
DSI Synchronous Mode Signals Timing Diagram
HCLKIN
HA[11–29] input signals
All other input signals
HD[0–63] output signals
HTA output signal
HD[0–63] input signals
120
127
123
126
127
122
121
131
130
129
128
133
135
134
132
HCID[0–4] input signals
125
127
127
124



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com