MPC8280 datasheet(347/1386 Pages) FREESCALE

347 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-39

Table 9-12 describes ECR fields.

9.11.1.12 PCI Error Address Capture Register (PCI_EACR)

The PCI error address capture register (PCI_EACR), shown in Figure 9-26, stores the address associated

with the first PCI error captured.

Figure 9-26. PCI Error Address Capture Register (PCI_EACR)

Table 9-12. ECR Field Descriptions

Bits

Name

Description

31–13

—

Reserved, should be cleared

I2O_DBMC

I2O doorbell machine check

ESR[I2O_DBMC] causes an interrupt.

1 ESR[I2O_DBMC] (if enabled) causes a machine check.

NMI

General error/interrupt indication

IRA

Illegal register access with incorrect size

I2O_IPQO

I2O inbound post queue overflow

I2O_OFQO

I2O outbound free queue overflow

PCI_PERR_WR

PCI parity error received on a write

PCI_PERR_RD

PCI parity error received on a read

PCI_SERR

PCI SERR received

PCI_TAR_ABT

PCI target abort

PCI_NO_RSP

PCI no response (no DEVSEL; master abort)

PCI_DATA_PAR_RD

PCI read data parity error

PCI_DATA_PAR_WR

PCI write data parity error

PCI_ADDR_PAR

PCI address parity error (read or write)

Field

PCI_EAR

Reset

0000_0000_0000_0000

R/W

Addr

0x10892

Field

PCI_EAR

Reset

0000_0000_0000_0000

R/W

Addr

0x10890

MPC8280 Datasheet(PDF) 347 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 347 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL