MPC8280 datasheet(343/1386 Pages) FREESCALE

343 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-35

9.11.1.8

PCI General Control Register (PCI_GCR)

The PCI general control register (PCI_GCR), shown in Figure 9-22, contains a bit for controlling the PCI

reset signal when in host mode.

Figure 9-22. PCI General Control Register (PCI_GCR)

Table 9-9 describes PCI_GCR fields.

9.11.1.9

Error Status Register (ESR)

The error status register (ESR), shown in Figure 9-23, contains status bits for various types of error

conditions captured by the PCI bridge. Each status bit is set when the corresponding error condition is

captured. Each bit is cleared by writing a one.

12–1

—

Reserved, should be cleared.

LE_MODE

Little endian mode. Controls the translation of 60x-PCI and PCI-60x. Refer to

Section 9.11.2.27.1, “Additional Information on Endianess,” for more details.

0 Big endian mode.

1 Little endian mode.

Field

—

Reset

0000_0000_0000_0000

R/W

Addr

0x10882

Field

—

SPRST

Reset

0000_0000_0000_0000

R/W

Addr

0x10880

Table 9-9. PCI_GCR Field Descriptions

Bits

Name

Description

31–1

—

Reserved, should be cleared.

Soft PCI Reset

Only valid when in host mode. Allows PCI_RST to be controlled software.

Setting this bit drives the PCI reset signal high; clearing it drives the signal low.

Table 9-8. GPCR Field Descriptions (continued)

Bits

Name

Description

MPC8280 Datasheet(PDF) 343 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 343 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL