MPC8280 datasheet(362/1386 Pages) FREESCALE

362 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-54

Freescale Semiconductor

Figure 9-45. PCI Bus Internal Memory-Mapped Registers Base Address Register

(PIMMRBAR)

Table 9-32 describes PIMMRBAR fields.

9.11.2.14 General Purpose Local Access Base Address Registers (GPLABAR

Two general purpose local access base address registers (GPLABARx) are provided to allow access to

local memory space. These registers are closely tied to PIBARx and PICMRx (see Section 9.11.1.16, “PCI

Inbound Base Address Registers (PIBARx),” and Section 9.11.1.17, “PCI Inbound Comparison Mask

Registers (PICMRx)”). A write to GPLABARx causes a write to PIBARx but only to the bits allowed by

the PICMRx mask. Similarly, a write to PIBARx causes a write to GPLABARx of the non-masked bits of

the base address. GPLABARx is shown in Figure 9-46.

Field

Reset

0000_0000_0000_0000

R/W

Addr

0x12

Field

PRE

MSI

Reset

0000_0000_0000_0000

R/W

Addr

0x10

Table 9-32. PIMMRBAR Field Descriptions

Bits

Name

Description

31–17

Base address

Indicates the base address for the inbound configuration window.

16–4

Base address

Hardwired to zeros, indicating that the PCI bridge requires a 128-KByte space for

the configuration registers.

Prefetchable

Hardwired to 0 to indicate that this address region is not prefetchable.

2–1

Type

Hardwired to 00 to indicate that the address can be located anywhere in 32-bit

address space.

Memory space indicator Address is mapped to memory space.

MPC8280 Datasheet(PDF) 362 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 362 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL