Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 502 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 502 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 498Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 499Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 500Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 501Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 502Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 503Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 504Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 505Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 506Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 502 / 1386 page
background image
Memory Controller
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
11-82
Freescale Semiconductor
to logic 0) at the end of that cycle, unless there is a back-to-back UPM cycle pending. In many cases
this allows the UPM routine to finish one cycle earlier because it is now possible and desired to
assert both UTA and LAST.
•
MCR is eliminated—In the MPC8280, MCR is eliminated. The function of RAM read/write and
RUN is done via the MxMR.
•
UTA polarity is reversed—In the MPC8280, UTA is active-high.
•
The disable timer control (TODT) and LAST bit in the RAM array word must be set together,
otherwise TODT is ignored.
•
Refresh timer value is in a separate register—In the MPC8280, the refresh timer value has moved
to two registers, PURT and LURT, which can serve multiple UPMs.
•
Refresh on the 60x bus must be done in UPMA; on the local bus, it must be done in UPMB.
•
New feature: Repeated execution of the current RAM word (REDO).
•
Extended hold time on reads can be up to 8 clock cycles instead of 1 in the MPC8xx.
•
Each UPM on the MPC8xx has a wait signal. On the MPC8280, the three UPMs share two wait
signals (PUPMWAIT and LUPMWAIT).
11.7
Memory System Interface Example Using UPM
Connecting the MPC8280 to a DRAM device requires a detailed examination of the timing diagrams
representing the possible memory cycles that must be performed when accessing this device. This section
provides timing diagrams for various UPM configurations.
Figure 11-67. DRAM Interface Connection to the 60x Bus (64-Bit Port Size)
RAS
CAS[0–1]
W
1M x 16
16
A[0–9]
D[0–15]
RAS
CAS[0–1]
W
1M x 16
16
A[0–9]
D[0–15]
MPC8280
BS[0–7]
CS1
BCTL0
A[19–28]
D[0–63]
RAS
CAS[0–1]
W
1M x 16
16
A[0–9]
D[0–15]
RAS
CAS[0–1]
W
1M x 16
16
A[0–9]
D[0–15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com