Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 528 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 528 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 524Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 525Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 526Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 527Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 528Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 529Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 530Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 531Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 532Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 528 / 1386 page
background image
Secondary (L2) Cache Support
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
12-2
Freescale Semiconductor
Figure 12-1 shows a MPC8280 connected to a MPC2605 integrated L2 cache in copy-back mode.
Figure 12-1. L2 Cache in Copy-Back Mode
12.1.2
Write-Through Mode
In write-through mode, cacheable write operations are performed to both the L2 cache and to main
memory. Since every cacheable write operation goes to the L2 cache and to main memory, write operation
latency is the same as an ordinary memory write transaction. In write-through mode, cacheable read
operations that hit in the L2 cache are serviced from the L2 cache without requiring a memory transaction
BR
DBG
TS, TT[0–4], TBST, TSIZ[1–3]
A[0–31]
CI, WT, GBL, TA, DBB, TEA
CPU_BR, CPU_BG, CPU_DBG
D[0–63]
MPC8280
L2BR
L2DBG
TS, TT[0–4], TBST, TSIZ[0–2]]
CI, WT, GBL, TA, DBB, TEA
AACK, ARTRY
AACK, ARTRY
CPU_BR,CPU_BG,CPU_DBG
L2_CLAIM
L2_HIT
A[0–31]
D[0–63]
Memory Controller
SDRAM Main Memory
Latch
MUX
I/O Devices
MPC2605
BG
L2BG
TSIZ[0]
(pull down)
(pull up)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com