Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 592 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 592 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 588Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 589Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 590Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 591Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 592Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 593Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 594Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 595Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 596Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 592 / 1386 page
background image
Serial Interface with Time-Slot Assigner
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
15-14
Freescale Semiconductor
15.4.4
SI
x RAM Programming Example
This example shows how to program the RAM to support the 10-bit IDL bus. Figure 15-23 shows the
10-bit IDL bus format. In this example, the TSA supports the B1 channel with SCC2, the D channel with
SCC1, the first 4 bits of the B2 channel with an external device (using a strobe to enable the external
device), and the last 4 bits of B2 with SMC1. Additionally, the TSA marks the D channel with another
strobe signal.
First, divide the frame from the start (the sync) to the end of the frame according to the support that is
required:
•
8 bits (B1)—SCC2
•
1 bit (D)—SCC1 + strobe 1
•
1 bit—no support
•
4 bits (B2)—strobe 2
•
4 bits (B2)—SMC1
•
1 bit (D)—SCC1 + strobe 1
Each of these six divisions can be supported by a single SIx RAM entry. Thus, six SIx RAM entries are
needed. See Table 15-3.
NOTE
IDL requires the same routing for both receive and transmit., Therefore, an
exact duplicate of the above entries should be written to both the receive and
transmit sections of the SIx RAM. Then SIxMR[CRTx] can be used to
instruct the SIx RAM to use the same clock and sync to simultaneously
control both sets of SIx RAM entries.
Table 15-3. SI
x RAM Entry Descriptions
Entry
Number
SI
x RAM Entry
MCC
SWTR
SSEL
CSEL
CNT
BYT
LST
Description
0
0
0
0000
0010
000
1
0
8-bit SCC2
1
0
0
1000
0001
000
0
0
1-bit SCC1 strobe1
2
0
0
0000
0000
000
0
0
1-bit no support
3
0
0
0100
0000
011
0
0
4-bit strobe2
4
0
0
0000
0101
011
0
0
4-bit SMC1
5
0
0
1000
0001
000
0
1
1-bit SCC1 strobe1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com