Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MPC8280 Datasheet(PDF) 689 Page - Freescale Semiconductor, Inc

Part # MPC8280
Description  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 689 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 685Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 686Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 687Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 688Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 689Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 690Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 691Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 692Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 693Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 689 / 1386 page
background image
Serial Communications Controllers (SCCs)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
20-9
20.1.2
Protocol-Specific Mode Register (PSMR)
The protocol implemented by an SCC is selected by its GSMR_L[MODE]. Each SCC has an additional
protocol-specific mode register (PSMR) that configures it specifically for the chosen protocol. The PSMR
fields are described in the specific chapters that describe each protocol. PSMRs are cleared at reset.
PSMRs reside at the following addresses: 0x11A08 (PSMR1), 0x11A28 (PSMR2), 0x11A48 (PSMR3),
and 0x11A68 (PSMR4).
20.1.3
Data Synchronization Register (DSR)
Each SCC has a data synchronization register (DSR) that specifies the pattern used for frame
synchronization. The programmed value for DSR depends on the protocol:
•
UART—DSR is used to configure fractional stop bit transmission.
•
BISYNC and transparent—DSR should be programmed with the sync pattern.
•
Ethernet—DSR should be programmed with 0xD555.
•
HDLC—At reset, DSR defaults to 0x7E7E (two HDLC flags), so it does not need to be written.
Figure 20-4 shows the sync fields.
28–31
MODE Channel protocol mode. See also GSMR_H[TTX, TRX].
0000 HDLC
0001 Reserved
0010 AppleTalk/LocalTalk
0011 SS7—reserved for RAM microcode
0100 UART
0101 Profibus—reserved for RAM microcode
0110 Reserved
0111 Reserved
1000 BISYNC
1001 Reserved
101x Reserved
1100 Ethernet
11xx Reserved
07
8
15
Field
SYN2
SYN1
Reset
0111_1110
0111_1110
R/W
R/W
Addr
0x11A0E (DSR1); 0x11A2E (DSR2); 0x11A4E (DSR3); 0x11A6E (DSR4)
Figure 20-4. Data Synchronization Register (DSR)
Table 20-2. GSMR_L Field Descriptions (continued)
Bit
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com