MPC8280 datasheet(726/1386 Pages) FREESCALE

726 / 1386 page

SCC UART Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

21-20

Freescale Semiconductor

Figure 21-10. SCC UART Interrupt Event Example

SCCE bits are cleared by writing ones; writing zeros has no effect. Unmasked bits must be cleared before

the CPM clears an internal interrupt request. Figure 21-11 shows SCCE/SCCM for UART operation.

Field

—

IDL

GRA BRKE BRKS

—

CCR BSY

Reset

0000_0000_0000_0000

R/W

Addr

0x11A10 (SCCE1); 0x11A30 (SCCE2); 0x11A50 (SCCE3); 0x11A70 (SCCE4)

0x11A14 (SCCM1); 0x11A34 (SCCM2); 0x11A54 (SCCM3); 0x11A74 (SCCM4)

Figure 21-11. SCC UART Event Register (SCCE) and Mask Register (SCCM)

IDL

CCR

IDL

IDL BRKS

BRKE IDL CD

Break

Line Idle

10 Characters

RXD

Characters

Received by UART

Time

Line Idle

TXD

RTS

Characters

Transmitted by UART

CTS

Line Idle

7 Characters

Notes:

UART SCCE

Events

1. The first RX event assumes Rx buffers are 6 bytes each.

2. The second IDL event occurs after an all-ones character is received.

3. The second RX event position is programmable based on the MAX_IDL value.

4. The BRKS event occurs after the first break character is received.

5. The CD event must be programmed in the port C parallel I/O, not in the SCC itself.

Legend:

A receive control character defined not to be stored in the Rx buffer.

Notes:

UART SCCE

Events

1. TX event assumes all seven characters were put into a single buffer and TxBD[CR]=1.

2. The CTS event must be programmed in the port C parallel I/O, not in the SCC itself.

MPC8280 Datasheet(PDF) 726 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 726 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL