MPC8280 datasheet(764/1386 Pages) FREESCALE

764 / 1386 page

SCC BISYNC Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

23-10

Freescale Semiconductor

Table 23-9 describes receive errors.

23.11 BISYNC Mode Register (PSMR)

The PSMR is used as the BISYNC mode register, shown in Figure 23-5. PSMR[RBCS, RTR, RPM, TPM]

can be modified on-the-fly.

Table 23-8. Transmit Errors

Error

Description

Transmitter

Underrun

The channel stops sending the buffer, closes it, sets TxBD[UN], and generates aTXE interrupt if it

is enabled. The channel resumes transmission after a RESTART TRANSMIT command is received.

Underrun cannot occur between frames or during a DLE–

XXX pair in transparent mode.

CTS Lost during

Message

Transmission

The channel stops sending the buffer, closes it, sets TxBD[CT], and generates a TXE interrupt if not

masked. Transmission resumes when a RESTART TRANSMIT command is received.

Table 23-9. Receive Errors

Error

Description

Overrun

The controller maintains a receiver FIFO for receiving data. The CP begins programming the SDMA

channel (if the buffer is in external memory) and updating the CRC when the first byte is received in

the Rx FIFO. If an Rx FIFO overrun occurs, the controller writes the received byte over the previously

received byte. The previous character and its status bits are lost. The channel then closes the buffer,

sets RxBD[OV], and generates the RXB interrupt if it is enabled. Finally, the receiver enters hunt

mode.

CD Lost during

Message

Reception

The channel stops receiving, closes the buffer, sets RxBD[CD], and generates the RXB interrupt if

not masked. This error has the highest priority. If the rest of the message is lost, no other errors are

checked in the message. The receiver immediately enters hunt mode.

Parity

The channel writes the received character to the buffer and sets RxBD[PR]. The channel stops

receiving, closes the buffer, sets RxBD[PR], and generates the RXB interrupt if it is enabled. The

channel also increments PAREC and the receiver immediately enters hunt mode.

CRC

The channel updates the CR bit in the BD every time a character is received with a byte delay of

eight serial clocks between the status update and the CRC calculation. When control character

recognition is used to detect the end of the block and cause CRC checking, the channel closes the

buffer, sets the CR bit in the BD, and generates the RXB interrupt if it is enabled.

Field

NOS

CRC

RBCS RTR

RVD

DRT

—

RPM

TPM

Reset

R/W

Addr

0x11A08 (PSMR1); 0x11A28 (PSMR2); 0x11A48 (PSMR3); 0x11A68 (PSMR4)

Figure 23-5. Protocol-Specific Mode Register for BISYNC (PSMR)

MPC8280 Datasheet(PDF) 764 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 764 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL