MPC8280 datasheet(765/1386 Pages) FREESCALE

765 / 1386 page

SCC BISYNC Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

23-11

Table 23-10 describes PSMR fields.

Table 23-10. PSMR Field Descriptions

Bits

Name

Description

0–3

NOS

Minimum number of SYN1–SYN2 pairs (defined in DSR) sent between or before messages.If NOS

= 0000, one pair is sent. If NOS = 1111, 16 pairs are sent. The entire pair is always sent, regardless

of how GSMR[SYNL) is set. NOS can be modified on-the-fly.

4–5

CRC

CRC selection.

x0 Reserved.

01 CRC16 (BISYNC). X16 + X15 + X2 + 1. PRCRC and PTCRC should be initialized to all zeros or

all ones before the channel is enabled. In either case, the transmitter sends the calculated CRC

noninverted and the receiver checks the CRC against zero. Eight-bit data characters (without

parity) are configured when CRC16 is chosen.

11 LRC (sum check). (BISYNC). For even LRC, initialize PRCRC and PTCRC to zeros before the

channel is enabled; for odd LRC, they should be initialized to ones.

Note that the receiver checks character parity when BCS is programmed to LRC and the receiver

is not in transparent mode. The transmitter sends character parity when BCS is programmed to

LRC and the transmitter is not in transparent mode. Use of parity in BISYNC assumes that 7-bit

data characters are being used.

RBCS

Receive BCS. The receiver internally stores two BCS calculations separated by an eight serial clock

delay to allow examination of a received byte to determine whether it should used in BCS

calculation.

0 Disable receive BCS.

1 Enable receive BCS. Should be set (or reset) within the time taken to receive the following data

byte. When RBCS is reset, BCS calculations exclude the latest fully received data byte. When

RBCS is set, BCS calculations continue as normal.

RTR

Receiver transparent mode.

0 Normal receiver mode with SYNC stripping and control character recognition.

1 Transparent receiver mode. SYNCs, DLEs, and control characters are recognized only after a

leading DLE character. The receiver calculates the CRC16 sequence even if it is programmed to

LRC while in transparent mode. Initialize PRCRC to the CRC16 preset value before setting RTR.

RVD

Reverse data.

0 Normal operation.

1 Any portion of this SCC defined to operate in BISYNC mode operates by reversing the character

bit order and sending the msb first.

DRT

Disable receiver while sending. DRT should not be set for typical BISYNC operation.

0 Normal operation.

1 As the SCC sends data, the receiver is disabled and gated by the internal RTS signal. This helps

if the BISYNC channel is being configured onto a multidrop line and the user does not want to

receive its own transmission. Although BISYNC usually uses a half-duplex protocol, the receiver

is not actually disabled during transmission.

Note: If DRT = 1, GSMR_H[CDS] should be cleared unless both of the following are true: the same

clock is used for TCLK and RCLK, and CTS either has synchronous timing or is always

asserted.

10–11

—

Reserved, should be cleared.

MPC8280 Datasheet(PDF) 765 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 765 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL