MPC8280 datasheet(769/1386 Pages) FREESCALE

769 / 1386 page

SCC BISYNC Mode

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

23-15

Data length and buffer pointer fields are described in Section 20.2, “SCC Buffer Descriptors (BDs).”

Although it is never modified by the CP, data length should be greater than zero. The CPM writes these

fields after it finishes sending the buffer.

23.14 BISYNC Event Register (SCCE)/BISYNC Mask Register (SCCM)

The BISYNC controller uses the SCC event register (SCCE) to report events recognized by the BISYNC

channel and to generate interrupts. When an event is recognized, the controller sets the corresponding

SCCE bit. Interrupts are enabled by setting, and masked by clearing, the equivalent bits in the BISYNC

mask register (SCCM). SCCE bits are reset by writing ones; writing zeros has no effect. Unmasked bits

must be reset before the CP negates the internal interrupt request signal.

BCS reset. Determines whether transmitter BCS accumulation is reset before sending the data

buffer.

0 BCS accumulation is not reset.

1 BCS accumulation is reset before sending the data buffer.

Transmit DLE.

0 No automatic DLE transmission can occur before the data buffer.

1 The transmitter sends a DLE character before sending the buffer, which saves writing the first

DLE to a separate buffer in transparent mode. See TR for information on control characters.

Transparent mode.

0 The transmitter enters and stays in normal mode after sending the buffer. The transmitter

automatically inserts SYNCs if an underrun condition occurs.

1 The transmitter enters or stays in transparent mode after sending the buffer. It automatically

inserts DLE–SYNC pairs if an underrun occurs (the controller finishes a buffer with L = 0 and the

next BD is not available). It also checks all characters before sending them. If a DLE is detected,

another DLE is sent automatically. Insert a DLE or program the controller to insert one before

each control character. The transmitter calculates the CRC16 BCS even if PSMR[BCS] is

programmed to LRC. Initialize PTCRC to CRC16 before setting TR.

BCS enable.

0 The buffer consists of characters that are excluded from BCS accumulation.

1 The buffer consists of characters that are included in BCS accumulation.

11–13

—

Reserved, should be cleared.

Underrun. Set when the BISYNC controller encounters a transmitter underrun error while sending

the associated data buffer. The CPM writes UN after it sends the associated buffer.

CTS lost. The CP sets CT when CTS is lost during message transmission after it sends the data

buffer.

Table 23-12. SCC BISYNC TxBD Status and Control Field Descriptions (continued)

Bits

Name

Description

MPC8280 Datasheet(PDF) 769 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 769 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL