 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MPC8280 Datasheet(PDF) 957 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 Datasheet(HTML) 957 Page - Freescale Semiconductor, Inc |
|
|
957 / 1386 page  Fast Communications Controllers (FCCs) MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 30-19 Figure 30-11. CTS Lost NOTE If GFMR[CTSS] = 1, all CTS transitions must occur while the transmit clock is low. Reception delays are determined by CD as Figure 30-12 shows. If GFMR[CDS] = 0, CD is sampled on the rising receive clock edge before data is received. If GFMR[CDS] = 1, CD transitions immediately cause data to be gated into the receiver. 1. GFMR[CTSS] = 0. CTSP=0 or no CTS lost can occur. TCLK TXD First Bit of Frame Data Note: CTS Sampled Low 1. GFMR[CTSS] = 1. CTSP=0 or no CTS lost can occur. TCLK First Bit of Frame Data Note: CTS Sampled High Data Forced High RTS Forced High Data Forced High RTS Forced High CTS Lost Signaled in BD CTS Lost Signaled in BD (Output) RTS (Output) CTS (Input) CTS (Input) RTS (Output) TXD (Output) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
