MPC8280 datasheet(1069/1386 Pages) FREESCALE

1069 / 1386 page

ATM AAL1 Circuit Emulation Service

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

32-9

and CESAC reaches the ATM_Start threshold, the receiver’s write pointer is not longer in danger of

overrunning the read pointer of the MCC transmitter; that is, it is safe to begin receiving cells again. The

ATM receiver then begins the resynchronization process: for unstructured AAL1 type the ATM receiver

waits for the first valid cell, and for structured AAL1 type the receiver waits for the first valid cell that

contains a valid pointer. The first received octet becomes the first byte of the new BD (new super frame).

(Refer to Section 32.5, “ATM-to-TDM Adaptive Slip Control.”)

Note that when the ATM receiver is in hunt mode due to one of the following:

•

Sequence number protection error (SNPE)

•

Sequence count error (SCE)

•

Structured pointer error (SPE)

•

Slip condition

The signaling information (CAS) and SRTS information is not updated by the ATM controller until the

ATM receiver switches to SYNC mode, that is, a valid cell is received in unstructured cell format or a valid

pointer is received in structured cell formats.

Software should distinguish between the two types of overrun and underrun conditions:

1. The MCC and ATM controller can automatically recover from overruns and underruns caused by

slips without any CPU intervention. (See Section 32.5, “ATM-to-TDM Adaptive Slip Control.”)

2. Global underrun (MCCE[GUN]) and overrun (MCCE[GOV]) conditions are errors that need CPU

intervention because it is not known which channels are affected. The CPU should accordingly

reinitialize the transmit parameters and/or the receive parameters to recover.

32.4.3

Clock Synchronization (SRTS, Adaptive FIFO)

Clock synchronization methods, such as SRTS and adaptive FIFO, may be used to prevent reassembly

buffer slip. The SRTS method may be implemented using external logic. The MPC8280 can read the SRTS

from external logic and insert it into outgoing AAL1 cells and conversely, can track the SRTS from

incoming AAL1 cells and deliver it to external logic. See Section 31.16, “SRTS Generation and Clock

Recovery Using External Logic.”

Alternatively, an adaptive FIFO method can be implemented under core control. Adaptive FIFO is a way

to hold the bridging buffer at its mid-level point. One way to implement it is to periodically poll the

adaptive counter CESAC (difference between the MCC and ATM data pointers) and use this difference as

a pseudo-SRTS; see Section 32.5.1, “CES Adaptive Threshold Tables.” Writing the pseudo-SRTS to the

same external PLL logic used in the SRTS method adjusts the TDM clock.

32.4.4

Mapping TDM Time Slots to VCs

Any TDM time-slot combination can be routed to a specific data buffer using the MCC and its SI. (Refer

to Chapter 29, “Multi-Channel Controllers (MCCs),” and Chapter 15, “Serial Interface with Time-Slot

Assigner,” for further information.) A common set of data buffers (one BD table) should be used by the

ATM controller to route both the receive and transmit data. For information about ATM buffers see

Section 32.11, “Buffer Descriptors.”

MPC8280 Datasheet(PDF) 1069 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1069 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL