MPC8280 datasheet(1187/1386 Pages) FREESCALE

1187 / 1386 page

Inverse Multiplexing for ATM (IMA)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

34-41

34.4.5.2.1

IMA Link Receive Control (ILRCNTL)

The fields of the ILRCNTL register are shown in Figure 34-24

Table 34-20 describes the ILRCNTL bit fields.

0x18

ANOMALY_CTR

Byte

Anomaly counter. Microcode-managed parameter. Initialize to zero at

link startup.

0x19

ALPHABETA_CTR

Byte

Alpha/beta counter. Microcode-managed parameter. Initialize to zero at

link startup.

0x1A

GAMMA_CTR

Byte

Gamma counter. Microcode-managed parameter. Initialize to zero at

link startup.

0x1C

DEFECT_CTR

Word

Defect counter. This counter is active while the link is in the

Loss-of-IMA-Frame (LIF) state and is used to ensure IFSD interrupts

are generated for every GAMMA+2 frames. Software can use the

period interrupt issued by this counter in order to determine if the link

is taking too long to synchronize. The DEFECT_CTR is active before

IFSM reaches SYNC. It starts counting from the first cell received and

will count from 0 to (GAMMA+2) x M. When it reaches (GAMMA+2) x M

an IFSD interrupt is generated and the counter is reset. Upon reception

of the next cell it starts to count again and subsequent interrupts are

generated. Microcode managed parameter. Initialize to zero at link

startup.

1 Boldfaced entries indicate parameters that must be initialized by the user. All other parameters are

managed by the microcode and should be initialized to zero unless otherwise stated.

012345

Field

SES

TRL

RXSC

IGNUM

Field

Add_new

MON_ICP

—

Figure 34-24. IMA Link Receive Control (ILRCNTL)

Table 34-20. ILRCNTL Field Descriptions

Bits

Name

Description

Group assigned flag. Set by software after group parameters have been validated.

0 Group unassigned.

1 Group assigned.

SES

Severely errored seconds. Set by software when a severely errored second indication is

detected. When set, causes the receive stuff event counter and ICP violation counter to stop

counting.

TRL

Identifies this link in the group as the Timing Reference Link (NOTE: Only one link per group

can be selected as the TRL).

Table 34-19. IMA Link Receive Table Entry1 (continued)

Offset

Name

Width

Description

MPC8280 Datasheet(PDF) 1187 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1187 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL