MPC8280 datasheet(1192/1386 Pages) FREESCALE

1192 / 1386 page

Inverse Multiplexing for ATM (IMA)

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

34-46

Freescale Semiconductor

34.4.7.2

ICP Cell Reception Exceptions

ICP cells are received as AAL0 in the channel defined in RICPCH. Receive interrupts are provided for this

channel if enabled in its associated RCT.

Table 34-23. IMA Interrupt Queue Entry Field Descriptions

Offset

Bits

Name

Description

Offset + 0 0

Valid interrupt entry.

0 This interrupt queue entry is free and can be used by the CP.

1 This interrupt queue entry is valid. The host should read this interrupt and clear this bit.

1—

Reserved.

Wrap bit.When set, this is the last interrupt circular table entry. During initialization, the

host must clear all W bits in the table except the last one, which must be set.

3–4

—

Reserved

5—

Reserved

TQU

Transmit queue underrun. Indicates that the corresponding PHY for this link requested a

cell for transmission, but the transmit queue was empty.

TQO

Transmit queue overflow. Indicates that the TRL attempted to send a cell to this link’s

transmit queue, but no space was available.

8—

Reserved

DSL

DCB synchronization lost. This interrupt is issued when a link in a group with

IGRSTATE[GDSS] = 11 loses synchronization, and the link enters HUNT state at the

IFSM.

Link stalled. A link in the round-robin cell extraction process has excessively stalled and

been deactivated (i.e. switched to filler mode by the microcode).

DCBO Link out of delay synchronization. Set when the link’s DCB overflows, indicating that delay

synchronization for this link is not possible.

LDS

Link delay synchronized. Set when delay synchronization is achieved for a link that has

been added to an existing group.

GDS

Group delay synchronized. Set when a group achieves delay synchronization as part of

the group startup procedure.

IFSD

IMA frame synchronization status = defect. Set when the associated link goes into the

Loss of IMA Frame Defect state of the Error/Maintenance State Machine.

IFSW

IMA frame synchronization status = working. Set when the associated link goes into the

IMA Working state of the Error/Maintenance State Machine.

Offset + 2 0

L/G

Link/group indicator. Indicates whether this interrupt is associated with a link or a group,

and thus if the NUM field is a link number or group number.

0 This interrupt is associated with a link.

1 This interrupt is associated with a group.

1–15

NUM

Link or group number associated with this interrupt.

MPC8280 Datasheet(PDF) 1192 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1192 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL