MPC8280 datasheet(1267/1386 Pages) FREESCALE

1267 / 1386 page

FCC HDLC Controller

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

37-5

Figure 37-2. HDLC Address Recognition Example

37.5

Programming Model

The core configures each FCC to operate in the protocol specified in GFMR[MODE]. The HDLC

controller uses the same data structure as other modes. This data structure supports multibuffer operation

and address comparisons.

37.5.1

HDLC Command Set

The transmit and receive commands are issued to the CPCR; see Section 14.4, “Command Set.”

Table 37-2 describes the transmit commands that apply to the HDLC controller.

Table 37-2. Transmit Commands

Command

Description

STOP TRANSMIT

After the hardware or software is reset and the channel is enabled in the FCC mode register, the

channel is in transmit enable mode and starts polling the first BD in the table every 256 transmit

clocks (immediately if FTODR[TOD] = 1). STOP TRANSMIT command disables the transmission of

frames on the transmit channel. If this command is received by the HDLC controller during frame

transmission, transmission is aborted after a maximum of 64 additional bits are sent and the transmit

FIFO buffer is flushed. The TBPTR is not advanced, no new BD is accessed, and no new frames

are sent for this channel. The transmitter sends an abort sequence consisting of 0x7F (if the

command was given during frame transmission) and begins sending flags or idles, as indicated by

the HDLC mode register. Note that if FPSMR[MFF] = 1, one or more small frames can be flushed

from the transmit FIFO buffer. The GRACEFUL STOP TRANSMIT command can be used to avoid this.

GRACEFUL STOP

TRANSMIT

Used to stop transmission smoothly rather than abruptly, as performed by the regular STOP TRANSMIT

command. It stops transmission after the current frame finishes sending or immediately if no frame

is being sent. FCCE[GRA] is set once transmission has stopped. Then the HDLC transmit

parameters (including BDs) can be modified. The TBPTR points to the next TxBD in the table.

Transmission begins once the R bit of the next BD is set and the RESTART TRANSMIT command is

issued.

HMASK

8-Bit Address Recognition

Address

0x68

Control

0x44

Flag

0x7E

Address

0xAA

etc.

16-Bit Address Recognition

0xFFFF

0xAA68

0xFFFF

0xAA68

HMASK

Address

0x55

Control

0x44

Flag

0x7E

etc.

0x00FF

0xXX55

HADDR1

HADDR2

HADDR3

HADDR4

HADDR1

HADDR2

HADDR3

HADDR4

Recognizes one 16-bit address (HADDR1) and

the 16-bit broadcast address (HADDR2)

Recognizes one 8-bit address (HADDR1)

MPC8280 Datasheet(PDF) 1267 Page - Freescale Semiconductor, Inc

MPC8280 Datasheet(HTML) 1267 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL