TMP9R01DGSSLASHEM datasheet(26/45 Pages) TI2

26 / 45 page

8.1 Register Information

The TMP9R01-SEP and TMP9R01-SP devices contain multiple registers for holding configuration information,

temperature measurement results, and status information. These registers are described in Figure 8-1 and Table

8-1.

8.1.1 Pointer Register

Figure 8-1 shows the internal register structure of the TMP9R01-SEP and TMP9R01-SP devices. The 8-bit

pointer register is used to address a given data register. The pointer register identifies which of the data registers

must respond to a read or write command on the two-wire bus. This register is set with every write command. A

write command must be issued to set the proper value in the pointer register before executing a read command.

Table 8-1 describes the pointer register and the internal structure of the registers. The power-on reset (POR)

value of the pointer register is 00h (0000 0000b).

Local and Remote Temperature Registers

I/O

Control

Interface

Pointer Register

Configuration Register

Status Register

Local and Remote Temperature Limit Registers

Conversion Rate Register

Remote Temperature Offset Registers

One-Shot Start Register

Local and Remote THERM Limit Registers

THERM Hysteresis Register

N-factor Correction Register

Consecutive ALERT Register

Digital Filter Register

Manufacturer ID Register

SDA

SCL

Figure 8-1. Internal Register Structure

8.1.2 Local and Remote Temperature Registers

The TMP9R01-SEP and TMP9R01-SP devices has multiple 8-bit registers that hold temperature measurement

results. The eight most significant bits (MSBs) of the local temperature sensor result are stored in register 00h,

and the four least significant bits (LSBs) are stored in register 15h (the four MSBs of register 15h). The eight

MSBs of the remote temperature sensor result are stored in register 01h, and the four LSBs are stored in

temperature value after the decimal point (for example, if the temperature result is 10.0625°C, then the high byte

is 0000 1010 and the low byte is 0001 0000). These registers are read-only and are updated by the ADC each

time a temperature measurement is completed.

When the full temperature value is needed, reading the MSB value first causes the LSB value to be locked (the

ADC does not write to the value) until the LSB value is read. The same thing occurs upon reading the LSB

value first (the MSB value is locked until the value is read). This mechanism verifies that both bytes of the read

operation are from the same ADC conversion. This assurance remains valid only until another register is read.

TMP9R01-SEP, TMP9R01-SP

SNIS238A – JULY 2025 – REVISED JULY 2026

www.ti.com

Submit Document Feedback

Product Folder Links: TMP9R01-SEP TMP9R01-SP

TMP9R01DGS/EM Datasheet(PDF) 26 Page - Texas Instruments

TMP9R01DGS/EM Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL