Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8959 Datasheet(PDF) 79 Page - Wolfson Microelectronics plc

Part # WM8959
Description  Mobile Multimedia DAC with Dual-Mode Class AB/D Speaker Driver
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8959 Datasheet(HTML) 79 Page - Wolfson Microelectronics plc

Back Button WM8959 Datasheet HTML 75Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 76Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 77Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 78Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 79Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 80Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 81Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 82Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 83Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 155 page
background image
Pre-Production
WM8959
w
PP, May 2008, Rev 3.1
79
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
9
MICDET_POL
(rw)
0b
MICBIAS current detect polarity
0 = Non-inverted
1 = Inverted
10
MICSHRT_IRQ_ENA
0b
MICBIAS short circuit detect IRQ Enable
0 = disabled
1 = enabled
R22 (16h)
9
MICDET_IRQ_ENA
0b
MICBIAS current detect IRQ Enable
0 = disabled
1 = enabled
Table 41 MICBIAS Current Detect Control
The current detect function operates according to the following the truth table:
LABEL
VALUE
DESCRIPTION
Mic Short Circuit Detect
0
MCDSCTH current threshold not exceeded
Mic Short Circuit Detect
1
MCDSCTH current threshold exceeded
Mic Current Detect
0
MCDTHR current threshold not exceeded
Mic Current Detect
1
MCDTHR current threshold exceeded
Table 42 Truth Table for GPIO Output of MICBIAS Current Detect Function
CLOCK OUTPUT
A clock output (OPCLK) derived from SYSCLK may be output via GPIO1 and GPIO3 to GPIO5.
SYSCLK is derived from MCLK (either directly, or in conjunction with the PLL), and is used to provide
all internal clocking for the WM8959 (see "Clocking and Sample Rates" section for more information).
A programmable clock divider OPCLKDIV controls the frequency of the OPCLK output. This clock is
enabled by register bit OPCLK_ENA. See “Clocking and Sample Rates” for a definition of this
register field.
To enable clock output via one or more GPIO pins, the following register settings are required:
•
GPIO1_ENA = 1 (only required if using GPIO1)
•
AIF_SEL = 0 (only required if using GPIO3, GPIO4 or GPIO5)
•
AIF_TRIS = 0
•
GPIOn_SEL = 0001 for the selected GPIO clock output pin
•
GPIOn_PU = 0 for the selected GPIO clock output pin
•
GPIOn_PD = 0 for the selected GPIO clock output pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com