Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8959 Datasheet(PDF) 31 Page - Wolfson Microelectronics plc

Part # WM8959
Description  Mobile Multimedia DAC with Dual-Mode Class AB/D Speaker Driver
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8959 Datasheet(HTML) 31 Page - Wolfson Microelectronics plc

Back Button WM8959 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 33Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 34Page - Wolfson Microelectronics plc WM8959 Datasheet HTML 35Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 155 page
background image
Pre-Production
WM8959
w
PP, May 2008, Rev 3.1
31
CONTROL INTERFACE TIMING – 4-WIRE MODE
4-wire mode supports readback via SDOUT which is available as a GPIO pin function.
CSB
SCLK
SDIN
t
DHO
t
DSU
t
SCY
t
CHO
LSB
t
CSU
Figure 10 Control Interface Timing – 4-Wire Serial Control Mode (Write Cycle)
CSB
SCLK
SDOUT
t
DL
LSB
Figure 11 Control Interface Timing – 4-Wire Serial Control Mode (Read Cycle)
Test Conditions
DCVDD=1.8V, DBVDD=AVDD=HPVDD=SPKVDD=3.3V, DGND=AGND=HPGND=SPKGND=0V, TA =+25
oC, Slave Mode,
fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Program Register Input Information
SCLK rising edge to CSB falling edge
tCSU
40
ns
SCLK falling edge to CSB rising edge
tCHO
40
ns
SCLK pulse cycle time
tSCY
200
ns
SCLK pulse width low
tSCL
80
ns
SCLK pulse width high
tSCH
80
ns
SDIN to SCLK set-up time
tDSU
40
ns
SDIN to SCLK hold time
tDHO
10
ns
SDOUT propagation delay from SCLK rising edge
tDL
10
ns
Pulse width of spikes that will be suppressed
tps
0
5
ns
SCLK falling edge to SDOUT transition
tDL
40
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com