9DBL0853ANDGI datasheet(5/32 Pages) RENESAS

5 / 32 page

December 9, 2022

9DBL02x3/9DBL04x3/ 9DBL06x3/9DBL08x3 Datasheet

Pin Descriptions

Table 1. Pin Descriptions

Pin Name [a] [b] [c]

Type

Description

08x3

Pin No.

06x3

Pin No.

04x3

Pin No.

02x3

Pin No.

^CKPWRGD_PD#

Input

Input notifies device to sample latched inputs and start

up on first high assertion. Low enters Power Down

Mode, subsequent high assertions exit Power Down

Mode. This pin has internal 120k

Ω pull-up resistor.

^vHIBW_BYPM_LOBW# Latched In

Tri-level input to select High BW, Bypass or Low BW

mode. This pin is biased to VDD/2 (Bypass mode) with

internal pull-up/pull-down resistors. See ZDB Operating

Mode for details.

CLK_IN

Input

True Input for differential reference clock.

CLK_IN#

Input

Complementary input for differential reference clock.

DIF0

Output

Differential true clock output.

DIF0#

Output

Differential complementary clock output.

DIF1

Output

Differential true clock output.

DIF1#

Output

Differential complementary clock output.

DIF2

Output

Differential true clock output.

–

DIF2#

Output

Differential complementary clock output.

–

DIF3

Output

Differential true clock output.

–

DIF3#

Output

Differential complementary clock output.

–

DIF4

Output

Differential true clock output.

–

DIF4#

Output

Differential complementary clock output.

–

DIF5

Output

Differential true clock output.

–

DIF5#

Output

Differential complementary clock output.

–

DIF6

Output

Differential true clock output.

–

DIF6#

Output

Differential complementary clock output.

–

DIF7

Output

Differential true clock output.

–

DIF7#

Output

Differential complementary clock output.

–

EPAD

GND

Connect to ground.

FB_DNC

DNC

True clock of differential feedback. The feedback output

and feedback input are connected internally on this pin.

Do not connect anything to this pin.

FB_DNC#

DNC

Complement clock of differential feedback. The feedback

output and feedback input are connected internally on

this pin. Do not connect anything to this pin.

GND

Ground pin.

–

GND

Ground pin.

–

GNDA

GND

Ground pin for the PLL core.

–

GNDDIG

GND

Ground pin for digital circuitry.

9DBL0853ANDGI Datasheet(PDF) 5 Page - Renesas Technology Corp

9DBL0853ANDGI Datasheet(HTML) 5 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL