OR4 datasheet(81/152 Pages) LATTICE

81 / 152 page

Lattice Semiconductor

Data Sheet

May, 2006

ORCA Series 4 FPGAs

Timing Characteristics (continued)

Table 40. PFU used as Dual-Port RAM: Sync. Write and Sync. or Async. Read Timing Characteristics

OR4Exx commercial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +85 ˚C

OR4Exx industrial: VDD15 = 1.425 V, VDD33 = 3.0 V, TJ = +100 ˚C

Note: A complete listing of PFU timing parameters can be displayed in ispLEVER. This is a sampling of the key timing parameters.

Parameter

Symbol

Speed

Unit

-1

-2

-3

Min

Max

Min

Max

Min

Max

Write Operation for RAM Mode:

Maximum Write Clock Frequency

Write Data to CLK Setup Time

Write CLK to Data Out

SMWCLK_FRQ

WD_SET

MEM_DEL

—

0.00

—

300.00

—

2.21

—

0.00

—

382.00

—

1.89

—

0.00

—

422.00

—

1.71

MHz

Async Read Operation for RAM Mode:

Data Out Valid After Address

RA_DEL

—

0.66

—

0.55

—

0.50

Sync Read Operation for RAM Mode:

Maximum Read Clock Frequency

Read CLK to Data Out

SMRCLK_FRQ

REG_DEL

—

300.00

1.03

—

382.00

0.92

—

422.00

0.84

MHz

OR4 Datasheet(PDF) 81 Page - Lattice Semiconductor

OR4 Datasheet(HTML) 81 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL