Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

OR4 Datasheet(PDF) 91 Page - Lattice Semiconductor

Part # OR4
Description  ORCASeries 4 FPGAs
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

OR4 Datasheet(HTML) 91 Page - Lattice Semiconductor

Back Button OR4 Datasheet HTML 87Page - Lattice Semiconductor OR4 Datasheet HTML 88Page - Lattice Semiconductor OR4 Datasheet HTML 89Page - Lattice Semiconductor OR4 Datasheet HTML 90Page - Lattice Semiconductor OR4 Datasheet HTML 91Page - Lattice Semiconductor OR4 Datasheet HTML 92Page - Lattice Semiconductor OR4 Datasheet HTML 93Page - Lattice Semiconductor OR4 Datasheet HTML 94Page - Lattice Semiconductor OR4 Datasheet HTML 95Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 152 page
background image
Lattice Semiconductor
91
Data Sheet
May, 2006
ORCA Series 4 FPGAs
Timing Characteristics (continued)
Table 53. Microprocessor Interface (MPI) Timing Characteristics
OR4Exx commercial/industrial: VDD15 = 1.4 V to 1.6 V, VDD33 = 3.0 V to 3.6 V, VDDIO= 3.0 V to 3.6 V, –40 °C < TJ < + 125 °C
Table 54. Embedded System Bus (ESB) Timing Characteristics
OR4Exx commercial/industrial: VDD15 = 1.4 V to 1.6 V, VDD33 = 3.0 V to 3.6 V, VDDIO= 3.0 V to 3.6 V, –40 °C < TJ < + 125 °C
Table 55. Phase-Locked Loop (PLL) Timing Characteristics
See the section on PLLs in this data sheet and in the PLL application note for timing information.
Table 56. Boundary-Scan Timing Characteristics 
OR4Exx commercial/industrial: VDD15 = 1.4 V to 1.6 V, VDD33 = 3.0 V to 3.6 V, VDDIO= 3.0 V to 3.6 V, –40 °C < TJ < +125 °C;
CL = 30 p
F.
5-6764(F)
Figure 52. Boundary-Scan Timing Diagram 
Parameter
Symbol
Min
Max
Unit
MPI Control (STRB, WR, etc.) to MPI_CLK Setup Time
MPICTRL_SET
7.7
—
ns
MPI Address to MPI_CLK Setup Time
MPIADR_SET
3.5
—
ns
MPI Write Data to MPI_CLK Setup Time
MPIDAT_SET
3.4
—
ns
All Hold Times
MPI_HLD
0.0
—
ns
MPI_CLK to MPI Control (TA, TEA, RETRY)
MPICTRL_DEL
—
8.3
ns
MPI_CLK to MPI Data (8-bit)
MPIDAT8_DEL
—
9.2
ns
MPI_CLK to MPI Data (16-bit)
MPIDAT16_DEL
—
10.0
ns
MPI_CLK to MPI Data (32-bit)
MPIDAT32_DEL
—
10.6
ns
MPI_CLK Frequency
MPI_CLK_FRQ
—
66
MHz
Parameter
Symbol
Min
Max
Unit
ESB_CLK Frequency (no wait states)
ESB_CLK Frequency (with wait states)
ESB_CLK_FRQ
ESB_CLK_FRQ
—
—
66
100
MHz
MHz
Parameter
Symbol
Min
Max
Unit
TDI/TMS to TCK Setup Time
TS
10.0
—
ns
TDI/TMS Hold Time from TCK
TH
0.0
—
ns
TCK Low Time
TCL
25.0
—
ns
TCK High Time
TCH
25.0
—
ns
TCK to TDO Delay
TD
—
10.0
ns
TCK Frequency
TTCK
—
20.0
MHz
TCK
TMS
TDI
TDO
TS
TH
TD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com