R5F211B2DSP datasheet(102/339 Pages) RENESAS

102 / 339 page

R8C/1A Group, R8C/1B Group

12. Interrupts

Rev.1.30

Dec 08, 2006

Page 86 of 315

REJ09B0252-0130

12.1.6.4

Interrupt Sequence

An interrupt sequence is performed between an interrupt request acknowledgement and interrupt routine

execution.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt

priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle.

However, for the SMOVB, SMOVF, SSTR, or RMPA instruction, if an interrupt request is generated while the

instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt

sequence is performed as indicated below. Figure 12.5 shows the Time Required for Executing Interrupt

Sequence.

(1) The CPU gets interrupt information (interrupt number and interrupt request level) by reading address

00000h. The IR bit for the corresponding interrupt is set to 0 (interrupt not requested).

(2) The FLG register is saved to a temporary register(1) in the CPU immediately before entering the

interrupt sequence.

(3) The I, D, and U flags in the FLG register are set as follows:

The I flag is set to 0 (interrupts disabled).

The D flag is set to 0 (single-step interrupt disabled).

The U flag is set to 0 (ISP selected).

However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63

is executed.

(4) The CPU’s internal temporary register(1) is saved to the stack.

(5) The PC is saved to the stack.

(6) The interrupt priority level of the acknowledged interrupt is set in the IPL.

(7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt

routine.

NOTE:

1. This register cannot be used by user.

Figure 12.5

Time Required for Executing Interrupt Sequence

567

CPU clock

Address bus

Data bus

Address

0000h

Undefined

Interrupt

information

SP-2 SP-1

SP-4

SP-3

VEC

VEC+1

VEC+2

SP-2

contents

SP-1

contents

SP-4

contents

SP-3

contents

VEC

contents

VEC+1

contents

VEC+2

contents

The undefined state depends on the instruction queue buffer. A read cycle occurs when the instruction queue buffer is

ready to acknowledge instructions.

R5F211B2DSP Datasheet(PDF) 102 Page - Renesas Technology Corp

R5F211B2DSP Datasheet(HTML) 102 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL