Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7243 Datasheet(PDF) 45 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 45 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 41Page - Renesas Technology Corp SH7243 Datasheet HTML 42Page - Renesas Technology Corp SH7243 Datasheet HTML 43Page - Renesas Technology Corp SH7243 Datasheet HTML 44Page - Renesas Technology Corp SH7243 Datasheet HTML 45Page - Renesas Technology Corp SH7243 Datasheet HTML 46Page - Renesas Technology Corp SH7243 Datasheet HTML 47Page - Renesas Technology Corp SH7243 Datasheet HTML 48Page - Renesas Technology Corp SH7243 Datasheet HTML 49Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 1726 page
background image
Section 1 Overview
Rev. 1.00 Jun. 26, 2008 Page 15 of 1692
REJ09B0393-0100
Classification
Symbol
I/O
Name
Function
NMI
Input
Non-maskable
interrupt
Non-maskable interrupt request pin.
Fix it high when not in use.
IRQ7 to IRQ0
Input
Interrupt
requests 7 to 0
Maskable interrupt request pins.
Level-input or edge-input detection
can be selected. When the edge-input
detection is selected, the rising edge,
falling edge, or both edges can also
be selected.
Interrupts
IRQOUT
Output Interrupt request
output
Indicates that an interrupt has
occurred, enabling external devices to
be informed of an interrupt occurrence
even while the bus mastership is
released.
Address bus
A25 to A0
Output Address bus
Outputs addresses. (A25 to A21 are
available only in the SH7286.)
Data bus
D31 to D0
I/O
Data bus
Bidirectional data bus. (D31 to D16
are available only in the SH7286.)
Bus control
CS7 to CS0
Output Chip select 7
to 0
Chip-select signals for external
memory or devices.
RD
Output Read
Indicates that data is read from an
external device.
RD/
WR
Output Read/write
Read/write signal.
BS
Output Bus start
Bus-cycle start signal.
AH
Output Address hold
Address hold timing signal for the
device that uses the address/data-
multiplexed bus.
FRAME
Output Frame signal
In burst MPX-I/O interface mode,
negated before the last bus cycle to
indicate that the next bus cycle is the
last access (only in SH7286)
WAIT
Input
Wait
Input signal for inserting a wait cycle
into the bus cycles during access to
the external space.
WRHH
Output Write to HH byte Indicates a write access to bits 31 to
24 of data of external memory or
device (only in SH7286).
WRHL
Output Write to HL byte Indicates a write access to bits 23 to
16 of data of external memory or
device (only in SH7286).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com