Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7243 Datasheet(PDF) 46 Page - Renesas Technology Corp

Part # SH7243
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 Datasheet(HTML) 46 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 42Page - Renesas Technology Corp SH7243 Datasheet HTML 43Page - Renesas Technology Corp SH7243 Datasheet HTML 44Page - Renesas Technology Corp SH7243 Datasheet HTML 45Page - Renesas Technology Corp SH7243 Datasheet HTML 46Page - Renesas Technology Corp SH7243 Datasheet HTML 47Page - Renesas Technology Corp SH7243 Datasheet HTML 48Page - Renesas Technology Corp SH7243 Datasheet HTML 49Page - Renesas Technology Corp SH7243 Datasheet HTML 50Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 1726 page
background image
Section 1 Overview
Rev. 1.00 Jun. 26, 2008 Page 16 of 1692
REJ09B0393-0100
Classification
Symbol
I/O
Name
Function
WRH
Output
Write to upper
byte
Indicates a write access to bits 15 to 8
of data of external memory or device.
WRL
Output
Write to lower
byte
Indicates a write access to bits 7 to 0
of data of external memory or device.
DQMUU
Output
HH byte
selection
Selects bits D31 to D24 when SDRAM
is connected (only in SH7286).
DQMUL
Output
HL byte
selection
Selects bits D23 to D16 when SDRAM
is connected (only in SH7286).
DQMLU
Output
Upper byte
selection
Selects bits D15 to D8 when SDRAM
is connected.
DQMLL
Output
Lower byte
selection
Selects bits D7 to D0 when SDRAM is
connected.
RASU
Output
RAS
Connected to the
RAS pin when
SDRAM is connected (only in
SH7286).
CASU
Output
CAS
Connected to the
CAS pin when
SDRAM is connected (only in
SH7286).
RASL
Output
RAS
Connected to the
RAS pin when
SDRAM is connected.
CASL
Output
CAS
Connected to the
CAS pin when
SDRAM is connected.
CKE
Output
CK enable
Connected to the CKE pin when
SDRAM is connected.
Bus control
REFOUT
Output
Refresh request
output
Request signal output for refresh
execution while the bus mastership is
released.
DREQ0 to
DREQ3
Input
DMA-transfer
request
Input pins to receive external requests
for DMA transfer (DREQ2 and DREQ3
are only in SH7286).
DACK0 to
DACK3
Output
DMA-transfer
request accept
Output pins for signals indicating
acceptance of external requests from
external devices (DACK2 and DACK3
are only in SH7286).
Direct memory
access controller
(DMAC)
TEND1,
TEND0
Output
DMA-transfer
end output
Output pins for DMA transfer end.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com