| Electronic Components Datasheet Search |
|
7220 Datasheet(PDF) 86 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7220 Datasheet(HTML) 86 Page - Renesas Technology Corp |
|
86 / 303 page ![]() 2-59 7220 Group User’s Manual 2.8 Multi-master I2C-BUS interface (3) START/STOP condition detect conditions The START/STOP condition detect conditions are shown in Figure 2.8.11 and Table 2.8.3. Only when the 3 conditions of Table 10 are satisfied, a START/STOP condition can be detected. Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal “IICIRQ” is generated to the CPU. Hold time Setup time SCL SDA (START condition) SDA (STOP condition) SCL release time Hold time Setup time Fig. 2.8.11 START condition/STOP condition detect timing diagram Table 2.8.3 START condition/STOP condition detect conditions Standard clock mode 6.5 µ s (26 cycles) < SCL release time 3.25 µ s (13 cycles) < Setup time 3.25 µ s (13 cycles) < Hold time High-speed clock mode 1.0 µ s (4 cycles) < SCL release time 0.5 µ s (2 cycles) < Setup time 0.5 µ s (2 cycles) < Hold time Note: Absolute time at f = 4 MHz. The value in parentheses denotes the number of f cycles. FUNCTIONAL DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |