7906 datasheet(53/531 Pages) RENESAS

53 / 531 page

RESET

7906 Group User’s Manual Rev.2.0

3-10

Fig. 3.3.5 State of SFR and internal RAM areas immediately after reset (4)

3.3 State of internal area

(Note 12)

UART1 receive interrupt control register

60 16

61 16

62 16

63 16

64 16

65 16

66 16

67 16

68 16

69 16

70 16

71 16

72 16

73 16

74 16

75 16

76 16

77 16

78 16

79 16

7A16

7B16

7C16

7D16

7E16

7F16

6B16

6C16

6D16

6E16

6F16

6A16

A-D conversion interrupt control register

UART0 transmit interrupt control register

UART1 transmit interrupt control register

Watchdog timer frequency select register

Watchdog timer register

Timer A0 interrupt control register

Timer A2 interrupt control register

Timer A3 interrupt control register

Timer A4 interrupt control register

Timer B1 interrupt control register

Timer B2 interrupt control register

UART0 receive interrupt control register

Timer A1 interrupt control register

Timer B0 interrupt control register

Debug control register 0

INT4 interrupt control register

(Note 8)

(Note 13)

RW RW

? (Note 9)

INT3 interrupt control register

Debug control register 1

(Note 12)

Particular function select register 0

Particular function select register 1

(Note 12)

(Note 11)

RW (Note 14)

Address comparison register 0

Address comparison register 1

RW (Note 10)

(Note 13)

Particular function select register 2

Address

Access characteristics

State immediately after reset

Notes 8 : By writing dummy data to address 6016, a value of “FFF16” is set to the watchdog timer.

The dummy data is not retained anywhere.

9 : A value of “FFF16” is set to the watchdog timer. (Refer to “CHAPTER 14. WATCHDOG TIMER.”)

10 : After writing “5516” to address 6216, each bit must be set.

11 : It is possible to read the bit state at reading. By writing “0” to this bit, this bit becomes “0.”

But when writing “1” to this bit, this bit will not change.

12 : This bit becomes “0” at power-on reset. This bit retains the state immediately before reset in the case of

hardware reset and software reset.

13 : Do not write.

14 : When these registers are accessed, set the address comparison register access enable bit (bit 2 at address

6716) to “1.” (Refer to “CHAPTER 17. DEBUG FUNCTION.”)

7906 Datasheet(PDF) 53 Page - Renesas Technology Corp

7906 Datasheet(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL