MSP430F2002IPWR datasheet(53/88 Pages) TI

53 / 88 page

MSP430x20x1, MSP430x20x2, MSP430x20x3

MIXED SIGNAL MICROCONTROLLER

SLAS491D -- AUGUST 2005 -- REVISED SEPTEMBER 2007

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Port P1 (P1.4 to P1.7) pin functions, MSP430x20x1

PIN NAME (P1 X)

FUNCTION

CONTROL BITS / SIGNALS

PIN NAME (P1.X)

FUNCTION

P1DIR.x

P1SEL.x

CAPD.x

JTAG Mode

P1.4/SMCLK/CA4/

4 P1.4† Input/Output

0/1

TCK

N/A

SMCLK

CA4(seeNote3)

TCK(seeNote4)

P1.5/TA0/CA5/

5 P1.5† Input/Output

0/1

TMS

N/A

Timer_A2.TA0

CA5(seeNote3)

TMS(seeNote4)

P1.6/TA1/CA6/

6 P1.6† Input/Output

0/1

TDI

N/A

Timer_A2.TA1

CA6(seeNote3)

TDI(seeNote4)

P1.7/CAOUT/CA7/

7 P1.7† Input/Output

0/1

TDO/TDI

N/A

CAOUT

CA7(seeNote3)

TDO/TDI (see Notes 4, 5)

† Default after reset (PUC/POR)

NOTES: 1. N/A: Not available or not applicable.

2. X: Don’t care.

3. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applying

analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer

for that pin, regardless of the state of the associated CAPD.x bit.

4. In JTAG mode the internal pull-up/down resistors are disabled.

5. Function controlled by JTAG

MSP430F2002IPWR Datasheet(PDF) 53 Page - Texas Instruments

MSP430F2002IPWR Datasheet(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL