Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7262 Datasheet(PDF) 10 Page - Renesas Technology Corp

Part # SH7262
Description  High-speed Read/Write Serial Flash Memory
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7262 Datasheet(HTML) 10 Page - Renesas Technology Corp

Back Button SH7262 Datasheet HTML 6Page - Renesas Technology Corp SH7262 Datasheet HTML 7Page - Renesas Technology Corp SH7262 Datasheet HTML 8Page - Renesas Technology Corp SH7262 Datasheet HTML 9Page - Renesas Technology Corp SH7262 Datasheet HTML 10Page - Renesas Technology Corp SH7262 Datasheet HTML 11Page - Renesas Technology Corp SH7262 Datasheet HTML 12Page - Renesas Technology Corp SH7262 Datasheet HTML 13Page - Renesas Technology Corp SH7262 Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 45 page
background image
SH7262/SH7264 Group
High-speed Read/Write Serial Flash Memory
Using the Renesas Serial Peripheral Interface
REJ06B0889-0100/Rev.1.00
June 2009
Page 10 of 45
Table 4 Timing Conditions for Serial Flash Memory When Extending the Setup Time
Symbol
Item
Description
Related registers
tCSLS
Chip Select Low
Setup Time
Time required for the slave to latch data from asserting
SSL to the RSPCK rising.
The following formula must be fulfilled:
tLEAD (=RSPCK delay) + 1/2 x tSPcyc > tCSLS (min)
SPCKD register
SPCMD register
tCSH
Chip Select High
Time
Time required for SSL negation.
The following formula must be fulfilled:
tTD (=2 x Bφ + next access delay) > tCSH (min)
SPND register
SPCMD register
fSCK
Serial Clock
Frequency
The maximum operating frequency supported by the
slave.
The following formula must be fulfilled:
fSCK(max) > 1/ tSPcyc
SPBR register
SPCMD register
tCSLH
Chip select Low
Hold Time
Hold time required from the last RSPCK rising to the SSL
negation.
The following formula must be fulfilled:
tLAG (=SSL negation delay) + 1/2 tSPcyc > tCSLH (min)
SSLND register
SPCMD register
tDS
Data Input Setup
Time
Time required for the master from outputting data to
latching data.
The following formula must be fulfilled:
tSPcyc – tOD(max) > tDS (min)
tDH
Data Input Hold
Time
Time required for the master from latching data to stop
the data output.
The following formula must be fulfilled:
tOH(min) > tDH (min)
Table 5 Timing Conditions for the SH7264 MCU when Extending the Setup Time
Symbol
Item
Description
Related registers
tSU
Data Input Setup
Time
Time required for the slave from outputting data to
latching data.
The following formula must be fulfilled:
tSPcyc – tV (max) > tSU (min)
tH
Data Input Hold
Time
Time required for the slave from latching data to stop the
data output.
The following formula must be fulfilled:
tOH(min) > tH(min)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com