Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7262 Datasheet(PDF) 12 Page - Renesas Technology Corp

Part # SH7262
Description  High-speed Read/Write Serial Flash Memory
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7262 Datasheet(HTML) 12 Page - Renesas Technology Corp

Back Button SH7262 Datasheet HTML 8Page - Renesas Technology Corp SH7262 Datasheet HTML 9Page - Renesas Technology Corp SH7262 Datasheet HTML 10Page - Renesas Technology Corp SH7262 Datasheet HTML 11Page - Renesas Technology Corp SH7262 Datasheet HTML 12Page - Renesas Technology Corp SH7262 Datasheet HTML 13Page - Renesas Technology Corp SH7262 Datasheet HTML 14Page - Renesas Technology Corp SH7262 Datasheet HTML 15Page - Renesas Technology Corp SH7262 Datasheet HTML 16Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 45 page
background image
SH7262/SH7264 Group
High-speed Read/Write Serial Flash Memory
Using the Renesas Serial Peripheral Interface
REJ06B0889-0100/Rev.1.00
June 2009
Page 12 of 45
2.4
Sample Program Operation
2.4.1
RSPI Initialization Example
Figure 9 and Figure 10 show flow charts of initializing the RSPI in the sample program. This setting enables the SPI
operation in master mode.
Initialize the RSPI
Set the general-purpose I/O ports (PORT)
Set the Control register_0 (SPCR_0)
Set the Pin control register (SPPCR_0)
· Select the multiplexed pins
Function: MISO0, MOSI0, SSL00, RSPCK0
· Set the SPCR_0 (SPCR_0 = H'00)
Function: Disable the RSPI
· Set the SPPCR_0 (SPPCR_0 = H'30)
Functions:
(1) Set the MOSI idle value to 1
(2) Disable to loop-back
· Enable supplying the clock for the RSPI0
Set the Standby control register 5 (STBCR5)
Set the Bit rate register_0 (SPBR_0)
· Set the SPBR_0 (SPBR = H'00)
Function: Set the bit rate as 36 Mbps
(When bus clock is 72 MHz)
Set the Data control register_0 (SPDCR_0)
· Set the SPDCR_0 (SPDCR = H'20)
Functions:
(1) Disable to transmit the dummy data
(2) Set the access width to the SPDR register as 8-bit
Set the Clock delay register_0 (SPCKD_0)
· Set the SPCKD_0 (SPCKD_0 = H'00)
Function: Specify the delay between the SSL signal assertion
and the RSPCK oscillation as 1 RSPCK
Set the Slave select negation delay register_0 (SSLND_0)
· Set the SSLND_0 (SSLND_0 = H'00)
Function: Specify the delay between the RSPCK oscillation stop
to the SSL signal negation as 1 RSPCK
A
Set the Sequence control register_0 (SPSCR_0)
· Set the SPSCR_0 (SPSCR_0 = H'00)
Function: Specify the sequence length as 1
(Only the SPCMD register 0 is used)
Set the Next-access delay register_0 (SPND_0)
· Set the SPND_0 (SPND_0 = H'00)
Function: Specify the SSL signal negation period after transfer is
complete to 1 RSPCK + 2 bus clocks
Figure 9 RSPI Initialization Flow Chart (1/2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com