Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT90SCR100 Datasheet(PDF) 40 Page - ATMEL Corporation

Part # AT90SCR100
Description  8-bit Microcontroller for Smart Card Readers
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT90SCR100 Datasheet(HTML) 40 Page - ATMEL Corporation

Back Button AT90SCR100 Datasheet HTML 36Page - ATMEL Corporation AT90SCR100 Datasheet HTML 37Page - ATMEL Corporation AT90SCR100 Datasheet HTML 38Page - ATMEL Corporation AT90SCR100 Datasheet HTML 39Page - ATMEL Corporation AT90SCR100 Datasheet HTML 40Page - ATMEL Corporation AT90SCR100 Datasheet HTML 41Page - ATMEL Corporation AT90SCR100 Datasheet HTML 42Page - ATMEL Corporation AT90SCR100 Datasheet HTML 43Page - ATMEL Corporation AT90SCR100 Datasheet HTML 44Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 433 page
background image
40
TPR0327AY–SMS–30Jan09
AT90SCR100
7.3
Clock Output Buffer
The device can output the system clock clkCORE on the CLKO pin. To enable the output, the
CKOUT Fuse has to be programmed. This mode is suitable when the chip clock is used to drive
other circuits on the system. The clock will also be output during reset, and the normal operation
of the I/O pin will be overriden when the fuse is programmed.
7.4
Clock System Registers
7.4.1
PLLCR – Phase Lock Loop (PLL) Control Register
• Bit 7 – PLLMUX : PLL Clock Multiplexer Control bit
Set this bit (1) to switch Clock Multiplexer (clkMUX) to PLL clock (clkPLL).
Clear this bit (0) to switch clkMUX to external clock (clkXTAL).
• Bit 6..2 – Reserved Bits
These bits are reserved for future use.
• Bit 1 – LOCK : PLL Lock Bit Signal
This bit is set by hardware as soon as the clock generated by the PLL (clkPLL) is stable. It is for-
bidden to switch clkMUX to clkPLL if the LOCK bit is not set.
Wait for the PLLCR.LOCK bit to be set before switching to clkPLL using the PLLMUX bit.
• Bit 0 – ON : PLL Start Bit
Setting this bit (1) will start the PLL. As soon as LOCK bit is set, you can switch on clkPLL clock,
not before.
Clearing this bit (0) will stop the PLL.
7.4.2
CLKPR – Clock Prescale Register
• Bit 7..4 – Reserved Bits
These bits are reserved for future use.
Bit
7654
3
2
1
0
$000062
PLLMUX
----
-
LOCK
ON
PLLCR
Read/write
R/W
RRRR
R
R
R/W
Initial value
0000
0
0
0
0
0x00
When the CPU runs on clkPLL, and the PLL is stopped, the CPU will be clcked no
longer. This will freeze the CPU and only a reset will be able to start the CPU
again.
Before stopping the PLL, make sure that the CPU uses External Clock clkXTAL by
using the PLLMUX register.
Caution
!
Bit
7654
3
2
1
0
$000061
----
CLKPS3
CLKPS2
CLKPS1 CLKPS0
CLKPR
Read/write
RRRR
R/W
R/W
R/W
R/W
Initial value
0000
0
0
0
0
0x00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com