Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCIMX536AVV8B Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 40Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 41Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 42Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 43Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 44Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 45Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 46Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 47Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 180 page
background image
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
44
Freescale Semiconductor
Electrical Characteristics
NOTE
CKIL is approximately 32 kHz. TCKIL is one period or approximately 30 μs.
4.6.3
Clock Amplifier Parameters (CKIH1, CKIH2)
The input to Clock Amplifier (CAMP) is internally ac-coupled allowing direct interface to a square wave
or sinusoidal frequency source. No external series capacitors are required.
Table 31 shows the electrical parameters of CAMP.
4.6.4
DPLL Electrical Parameters
Table 32 shows the electrical parameters of digital phase-locked loop (DPLL).
Table 30. WATCHDOG_RST Timing Parameters
ID
Parameter
Min
Max
Unit
CC5
Duration of WATCHDOG_RESET Assertion
1
—
TCKIL
Table 31. CAMP Electrical Parameters (CKIH1, CKIH2)
Parameter
Min
Typ
Max
Unit
Input frequency
8.0
—
40.0
MHz
VIL (for square wave input)
0
—
0.3
V
VIH (for square wave input)1
1 NVCC_CKIH is the supply voltage of CAMP.
NVCC_CKIH – 0.25
—
NVCC_CKIH
V
Sinusoidal input amplitude2
2 Minimum value of the sinusoidal input will be determined during characterization.
0.4
—
VDD
Vp-p
Output duty cycle
45
50
55
%
Table 32. DPLL Electrical Parameters
Parameter
Test Conditions/Remarks
Min
Typ
Max
Unit
Reference clock frequency range1
—10
—
100
MHz
Reference clock frequency range after
pre-divider
—10
—
40
MHz
Output clock frequency range (dpdck_2)
—
300
—
1025
MHz
Pre-division factor2
—1
—
16
—
Multiplication factor integer part
—
5
—
15
—
Multiplication factor numerator3
Should be less than denominator
–67108862
—
67108862
—
Multiplication factor denominator2
—
1
—
67108863
—
Output Duty Cycle
—
48.5
50
51.5
%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com