Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

PCIMX536AVV8B Datasheet(PDF) 65 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 65 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 61Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 62Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 63Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 64Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 65Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 66Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 67Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 68Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 69Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 180 page
background image
Electrical Characteristics
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
Freescale Semiconductor
65
4.7.2.1
CSPI Master Mode Timing
Figure 30 depicts the timing of CSPI in master mode. Table 41 lists the CSPI master mode timing
characteristics.
Figure 30. CSPI/ECSPI Master Mode Timing Diagram
Table 41. CSPI Master Mode Timing Parameters
ID
Parameter
Symbol
Min
Max
Unit
CS1
SCLK Cycle Time
tclk
60
—
ns
CS2
SCLK High or Low Time
tSW
26
—
ns
CS3
SCLK Rise or Fall1
1 See specific I/O AC parameters Section 4.5, “I/O AC Parameters”
tRISE/FALL
——
ns
CS4
SSx pulse width
tCSLH
26
—
ns
CS5
SSx Lead Time (Slave Select setup
time)
tSCS
26
—
ns
CS6
SSx Lag Time (SS hold time)
tHCS
26
—
ns
CS7
MOSI Propagation Delay
(CLOAD =20 pF)
tPDmosi
–1
21
ns
CS8
MISO Setup Time
tSmiso
5—
ns
CS9
MISO Hold Time
tHmiso
5—
ns
CS10
RDY to SSx Time2
2 SPI_RDY is sampled internally by ipg_clk and is asynchronous to all other CSPI signals.
tSDRY
5—
ns
CS1
CS7
CS2
CS2
CS4
CS6
CS5
CS8
CS9
SCLK
SSx
MOSI
MISO
RDY
CS10
CS3
CS3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com