Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8961 Datasheet(PDF) 97 Page - Wolfson Microelectronics plc

Part # WM8961
Description  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961 Datasheet(HTML) 97 Page - Wolfson Microelectronics plc

Back Button WM8961 Datasheet HTML 93Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 94Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 95Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 96Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 97Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 98Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 99Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 100Page - Wolfson Microelectronics plc WM8961 Datasheet HTML 101Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
97
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R68 (44h)
Analogue
PGA Bias
2:0
HP_PGAS_BIAS[2:0]
011
Headphone PGA bias options
000
x 2
001
Reserved
010
Reserved
011
x 1
100-111
Reserved
Register 44h Analogue PGA Bias
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R69 (45h)
Analogue
HP 0
7
HPL_RMV_SHORT
0
Left channel output short removal: set after output stage has been
enabled
6
HPL_ENA_OUTP
0
Enables left channel output stage; set after offset cancellation is done
5
HPL_ENA_DLY
0
delayed left channel enable, set with at least 20us delay to
HPL_ENA; reset together with HPL_ENA
4
HPL_ENA
0
enables left headphone amplifier. Channel
3
HPR_RMV_SHORT
0
right channel output short removal: set after output stage has been
enabled
2
HPR_ENA_OUTP
0
enables right channel output stage; set after offset cancellation is
done
1
HPR_ENA_DLY
0
delayed right channel enable, set with at least 20us delay to
HPR_ENA; reset together with HPR_ENA
0
HPR_ENA
0
enables right headphone amplifier. Channel
Register 45h Analogue HP 0
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R72 (48h)
Charge
Pump 1
0
CP_ENA
0
Enable charge-pump digits
0: disable
1: enable
Register 48h Charge Pump 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com