PXR40 datasheet(79/100 Pages) FREESCALE

79 / 100 page

Electrical characteristics

PXR40 Microcontroller Data Sheet, Rev. 1

Freescale Semiconductor

Figure 13. JTAG test clock input timing

TCK Low to TDO Data Invalid

tTDOI

0—

TCK Low to TDO High Impedance

tTDOHZ

—20

JCOMP Assertion Time

tJCMPPW

100

—

JCOMP Setup Time to TCK Low

tJCMPS

—

TCK Falling Edge to Output Valid

tBSDV

—50

TCK Falling Edge to Output Valid out of High Impedance

tBSDVZ

—50

TCK Falling Edge to Output High Impedance

tBSDHZ

—50

Boundary Scan Input Valid to TCK Rising Edge

tBSDST

—

TCK Rising Edge to Boundary Scan Input Invalid

tBSDHT

—

1 JTAG timing specified at V

DD = 1.08 V to 1.32 V, VDDE = 3.0 V to 3.6 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, TA =TL to TH, and

CL = 30 pF with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See Table 32 for functional

specifications.

Table 31. JTAG pin AC electrical characteristics1 (continued)

Spec

Characteristic

Symbol

Min

Max

Unit

TCK

PXR40 Datasheet(PDF) 79 Page - Freescale Semiconductor, Inc

PXR40 Datasheet(HTML) 79 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL