ACT8600 datasheet(7/50 Pages) ACTIVE-SEMI

7 / 50 page

ACT8600

Rev 3, 15-Nov-12

Innovative Power

ActivePMU

TM and ActivePathTM are trademarks of Active-Semi.

2CTM is a trademark of NXP.

- 7 -

www.active-semi.com

PIN DESCRIPTIONS CONT’D

NAME

DESCRIPTION

SW4

Switch Node for REG4.

OUT4

REG4 Output.

No Connect.

OUT2

Output Voltage Sense for REG2.

VP2

Power Input for REG2. Bypass to GP12 with a high quality ceramic capacitor placed to the IC as

close as possible.

SW2

Switch Node for REG2.

GP12

Power Ground for REG1 and REG2. Connect GA, GP12 and GP3 together at a single point as

close to the IC as possible.

SW1

Switch Node for REG1.

VP1

Power Input for REG1. Bypass to GP12 with a high quality ceramic capacitor placed to the IC as

close as possible.

OUT1

Output Voltage Sense for REG1.

PWREN

Master enable pin.

nIRQ

Open-Drain Interrupt Output.

OUT10

REG10 Output. Bypass it to GA with a 0.47μF capacitor.

OUT9

REG9 Output. Bypass it to GA with a 1μF capacitor.

5VIN

5V Input pin for OTG switch (optionally from OUT4 or external 5V source).

VBUS

USB VBUS.

CHGIN

Power Input for the Battery Charger. Bypass CHGIN to GA with a capacitor placed as close to

the IC as possible. The battery charger is automatically enabled when a valid voltage is present

on CHGIN .

38, 39

VSYS

System Output Pins. Bypass to GA with a 10μF or larger ceramic capacitor.

Exposed Pad. Must be soldered to ground on PCB.

ACT8600 Datasheet(PDF) 7 Page - Active-Semi, Inc

ACT8600 Datasheet(HTML) 7 Page - Active-Semi, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL