Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DSPIC33FJ06GS201TE/MM Datasheet(PDF) 230 Page - Microchip Technology

Part # DSPIC33FJ06GS201TE/MM
Description  High-Performance, 16-bit Digital Signal Controllers
PDF  346 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

DSPIC33FJ06GS201TE/MM Datasheet(HTML) 230 Page - Microchip Technology

Back Button DSPIC33FJ06GS201TE/MM Datasheet HTML 226Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 227Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 228Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 229Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 230Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 231Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 232Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 233Page - Microchip Technology DSPIC33FJ06GS201TE/MM Datasheet HTML 234Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 230 / 346 page
background image
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
DS70318D-page 228
Preliminary
© 2009 Microchip Technology Inc.
bit 3
S:
Start bit
1
= Indicates that a Start (or Repeated Start) bit has been detected last
0
= Start bit was not detected last
Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2
R_W:
Read/Write Information bit (when operating as I2C slave)
1
= Read – indicates data transfer is output from slave
0
= Write – indicates data transfer is input to slave
Hardware set or clear after reception of I2C device address byte.
bit 1
RBF:
Receive Buffer Full Status bit
1
= Receive complete, I2CxRCV is full
0
= Receive not complete, I2CxRCV is empty
Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads
I2CxRCV.
bit 0
TBF:
Transmit Buffer Full Status bit
1
= Transmit in progress, I2CxTRN is full
0
= Transmit complete, I2CxTRN is empty
Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.
REGISTER 17-2:
I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com