IO96NDB2V1 datasheet(31/242 Pages) MICROSEMI

31 / 242 page

ProASIC3L Low Power Flash FPGAs

Revision 13

2-15

Power Calculation Methodology

This section describes a simplified method to estimate power consumption of an application. For more

accurate and detailed power estimations, use the SmartPower tool in Libero SoC software.

The power calculation methodology described below uses the following variables:

•

The number of PLLs as well as the number and the frequency of each output clock generated

•

The number of combinatorial and sequential cells used in the design

•

The internal clock frequencies

•

The number and the standard of I/O pins used in the design

•

The number of RAM blocks used in the design

•

Toggle rates of I/O pins as well as VersaTiles—guidelines are provided in Table 2-21 on

page 2-17.

•

Enable rates of output buffers—guidelines are provided for typical applications in Table 2-22 on

page 2-17.

•

Read rate and write rate to the memory—guidelines are provided for typical applications in

Table 2-22 on page 2-17. The calculation should be repeated for each clock domain defined in the

design.

Methodology

Total Power Consumption—PTOTAL

PTOTAL = PSTAT + PDYN

PSTAT is the total static power consumption.

PDYN is the total dynamic power consumption.

Total Static Power Consumption—PSTAT

PSTAT = (PDC1 or PDC2 or PDC3) + NBANKS* PDC5 + NINPUTS* PDC6 + NOUTPUTS* PDC7

NINPUTS is the number of I/O input buffers used in the design.

NOUTPUTS is the number of I/O output buffers used in the design.

NBANKS is the number of I/O banks powered in the design.

Total Dynamic Power Consumption—PDYN

PDYN = PCLOCK + PS-CELL + PC-CELL + PNET + PINPUTS + POUTPUTS + PMEMORY + PPLL

Global Clock Contribution—PCLOCK

PCLOCK = (PAC1 + NSPINE * PAC2 + NROW * PAC3 + NS-CELL * PAC4) * FCLK

NSPINE is the number of global spines used in the user design—guidelines are provided in

the "Spine Architecture" section of the ProASIC3L FPGA Fabric User’s Guide.

NROW is the number of VersaTile rows used in the design—guidelines are provided in the

"Spine Architecture" section of the

ProASIC3L FPGA Fabric User’s Guide.

FCLK is the global clock signal frequency.

NS-CELL is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—PS-CELL

PS-CELL = NS-CELL * (PAC5 + 1 / 2 * PAC6) * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design. When a

multi-tile sequential cell is used, it should be accounted for as 1.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-21 on

page 2-17.

FCLK is the global clock signal frequency.

IO96NDB2V1 Datasheet(PDF) 31 Page - Microsemi Corporation

IO96NDB2V1 Datasheet(HTML) 31 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL