IO96NDB2V1 datasheet(133/242 Pages) MICROSEMI

133 / 242 page

ProASIC3L Low Power Flash FPGAs

Revision 13

2-117

1.2 V DC Core Voltage

Table 2-196 • Input DDR Propagation Delays

Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V

Parameter

Description

–1

Std.

Units

tDDRICLKQ1

Clock-to-Out Out_QR for Input DDR

0.43

0.37

tDDRICLKQ2

Clock-to-Out Out_QF for Input DDR

0.61

0.52

tDDRISUD1

Data Setup for Input DDR (fall)

0.44

0.38

tDDRISUD2

Data Setup for Input DDR (rise)

0.39

0.33

tDDRIHD1

Data Hold for Input DDR (fall)

0.00

tDDRIHD2

Data Hold for Input DDR (rise)

0.00

tDDRICLR2Q1

Asynchronous Clear-to-Out Out_QR for Input DDR

0.73

0.62

tDDRICLR2Q2

Asynchronous Clear-to-Out Out_QF for Input DDR

0.89

0.76

tDDRIREMCLR

Asynchronous Clear Removal Time for Input DDR

0.00

tDDRIRECCLR

Asynchronous Clear Recovery Time for Input DDR

0.35

0.30

tDDRIWCLR

Asynchronous Clear Minimum Pulse Width for Input DDR

0.22

0.19

tDDRICKMPWH

Clock Minimum Pulse Width High for Input DDR

0.36

0.31

tDDRICKMPWL

Clock Minimum Pulse Width Low for Input DDR

0.32

0.28

FDDRIMAX

Maximum Frequency for Input DDR

160.00 160.00

MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.

IO96NDB2V1 Datasheet(PDF) 133 Page - Microsemi Corporation

IO96NDB2V1 Datasheet(HTML) 133 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL