Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

IO96NDB2V1 Datasheet(PDF) 154 Page - Microsemi Corporation

Part # IO96NDB2V1
Description  ProASIC3L Low Power Flash FPGAs with Flash*Freeze Technology
PDF  242 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

IO96NDB2V1 Datasheet(HTML) 154 Page - Microsemi Corporation

Back Button IO96NDB2V1 Datasheet HTML 150Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 151Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 152Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 153Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 154Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 155Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 156Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 157Page - Microsemi Corporation IO96NDB2V1 Datasheet HTML 158Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 242 page
background image
ProASIC3L DC and Switching Characteristics
2-138
Revision 13
Timing Characteristics
Table 2-214 • RAM4K9 – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–1
Std. Units
tAS
Address setup time
0.25 0.30
ns
tAH
Address hold time
0.00 0.00
ns
tENS
REN, WEN setup time
0.15 0.17
ns
tENH
REN, WEN hold time
0.10 0.12
ns
tBKS
BLK setup time
0.24 0.28
ns
tBKH
BLK hold time
0.02 0.02
ns
tDS
Input data (DIN) setup time
0.19 0.22
ns
tDH
Input data (DIN) hold time
0.00 0.00
ns
tCKQ1
Clock High to new data valid on DOUT (output retained, WMODE = 0)
1.82 2.14
ns
Clock High to new data valid on DOUT (flow-through, WMODE = 1)
2.40 2.83
ns
tCKQ2
Clock High to new data valid on DOUT (pipelined)
0.91 1.07
ns
tC2CWWL1
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to closing edge
0.24 0.29
ns
tC2CRWH1
Address collision clk-to-clk delay for reliable read access after write on same
address – applicable to opening edge
0.20 0.24
ns
tC2CWRH1
Address collision clk-to-clk delay for reliable write access after read on same
address – applicable to opening edge
0.25 0.30
ns
tRSTBQ
RESET Low to data out Low on DOUT (flow-through)
0.94 1.11
ns
RESET Low to data out Low on DOUT (pipelined)
0.94 1.11
ns
tREMRSTB
RESET removal
0.29 0.34
ns
tRECRSTB
RESET recovery
1.53 1.80
ns
tMPWRSTB RESET minimum pulse width
0.55 0.64
ns
tCYC
Clock cycle time
5.10 5.87
ns
FMAX
Maximum frequency
196 170 MHz
Notes:
1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-
Based cSoCs and FPGAs.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com