Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AS3515 Datasheet(PDF) 23 Page - ams AG

Part # AS3515
Description  Stereo Audio Codec with System Power Management
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3515 Datasheet(HTML) 23 Page - ams AG

Back Button AS3515_08 Datasheet HTML 19Page - ams AG AS3515_08 Datasheet HTML 20Page - ams AG AS3515_08 Datasheet HTML 21Page - ams AG AS3515_08 Datasheet HTML 22Page - ams AG AS3515_08 Datasheet HTML 23Page - ams AG AS3515_08 Datasheet HTML 24Page - ams AG AS3515_08 Datasheet HTML 25Page - ams AG AS3515_08 Datasheet HTML 26Page - ams AG AS3515_08 Datasheet HTML 27Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 67 page
background image
AS3515 V15
austriamicrosystems
Data Sheet, Confidential
www.austriamicrosystems.com
Revision 3.1
22
- 66
6.6.6
Parameter
Table 20 DAC/ADC Block Parameter
Symbol Parameter
Notes
Min
Typ
Max
Unit
programmable gain DAC input
-43.43
1.07
dB
A0
Gain
programmable gain ADC output
-34.5
12
dB
Ax
Gain Step-Size
1.5
dB
Gain Step-Precision
0.5
dB
Mute Attenuation
100
dB
I2S inputs / outputs
VIL
SCLK, LRCK, SDI (30%DVDD/2)
-
-
0.42
V
VIH
SCLK, LRCK, SDI (70%DVDD/2)
1.02
-
DVDD
V
VOL
SDO @ 2mA
-
-
0.3
V
VOH
SDO @ 2mA
2.6
-
-
V
tsu
Set-up Time
SDI versus high going edge of SCLK
80
ns
thd
Hold Time
SDI versus high going edge of SCLK
80
ns
ts1, ts2
Separation Time
SCLK high going edges separation from
LRCK edges
80
ns
tjitter
clock Jitter
LRCK
-20
20
ns
BVDD = 3.3V, DVDD = 2.9V, TA= 25oC unless otherwise mentioned
6.6.7
Register Description
Enabling the DAC or ADC is done via a control bit in the audio settings register (AudioSet1 register 0x14h). To get an interrupt on a LRCK
state change, the corresponding bit in the IRQ_ENRD1 register (0x25h) has to be set. Changing the bias current and adding a dither
signal is done via AudioSet2 register (0x15h). All other DAC or ADC settings are controlled by the following two registers.
Right DAC Register (0Eh)
Table 21 DAC_R Register
Bit
Name
Description
7..5
-
4..0
DAR_VOL
volume settings for right DAC input, adjustable in 32 steps @ 1.5dB
11111: 6 dB gain
11110: 4.5 dB gain
..
00001: -39 dB gain
00000: -40.5 dB gain
The register is R/W; default value is 00h
Left DAC Register (0Fh)
Table 22 DAC_R Register
Bit
Name
Description
7
-
6
DAC_Mute_off 0: DAC input is set to mute
1: normal operation
5
-
4..0
DAL_VOL
volume settings for left DAC input, adjustable in 32 steps @ 1.5dB
11111: 6 dB gain
11110: 4.5 dB gain
..
00001: -39 dB gain
00000: -40.5 dB gain
The register is R/W; default value is 00h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com