| Electronic Components Datasheet Search |
|
AS3515 Datasheet(PDF) 53 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3515 Datasheet(HTML) 53 Page - ams AG |
|
53 / 67 page ![]() AS3515 V15 austriamicrosystems Data Sheet, Confidential www.austriamicrosystems.com Revision 3.1 52 - 66 6.21 I2C Control Interface 6.21.1 General There is an I2C slave block implemented to have access to 64 byte of setting information. The I2C address is: Adr_Group8 - audioprocessors • 8Ch_write • 8Dh_read Figure 18 I2C timing RESET SCL SDA 8 7 6 5 4 3 2 1 8 7 6 5 4 3 2 1 A 8 7 6 5 4 3 2 1 A DeviceWriteAddress 8Ch Register Address Write Data Start Stop Condition Condition 6.21.2 Parameter Table 55 I2C Operating Conditions Symbol Parameter Notes Min Typ Max Unit VIL CSCL, CSDA (max 30%DVDD) 0 - 0.87 V VIH CSCL, CSDA (min 70%DVDD) 2.03 - 5.5 V HYST CSCL, CSDA 200 450 800 mV VOL CSDA @ 3mA - - 0.4 V Tsp Spike insensitivity 50 100 - ns Speed Frequency at CSCL - - 400 kHz Tsetup CSDA has to change Tsetup before rising edge of CSCL 250 - - ns Thold No hold time needed for CSDA relative to rising edge of CSCL 0 - - ns TS CSDA H hold time relative to CSDA edge for start/stop/rep_start 600 - - ns Tdata CSDA prop delay relative to lowgoing edge of CSCL 50 ns DVDD =2.9V, Tamb=25ºC; unless otherwise specified |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |