T89C51RD2-3CWC-M datasheet(53/86 Pages) ATMEL

53 / 86 page

Rev. F - 15 February, 2001

T89C51RD2

Table 28. Program Lock bits

U: unprogrammed or "one" level.

P: programmed or "zero" level.

X:do not care

WARNING: Security level 2 and 3 should only be programmed after FLASH and code verification.

These security bits protect the code access through the parallel programming interface. They are set by default to

level 4. The code access through the ISP is still possible and is controlled by the "software security bits" which

are stored in the extra FLASH memory accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done. This will set the HSB

in its inactive state and will erase the FLASH memory, including the boot loader and the "Extra FLASH Memory"

(XAF). If needed, the 1K boot loader and the XAF content must be programmed in the FLASH; the code is

provided by ATMEL Wireless and Microcontrollers (see section 8.7. ); the part reference can always be read using

FLASH parallel programming modes.

8.4.2.3. Default values

The default value of the HSB provides parts ready to be programmed with ISP:

• SB: Cleared to secure the content of the HSB.

• BLJB: Cleared to force ISP operation.

• BLLB: Clear to protect the default boot loader.

• LB2-0: Security level four to protect the code from a parallel access with maximum security.

8.4.3. Software registers

Several registers are used, in factory and by parallel programmers, to make copies of hardware registers contents.

These values are used by ATMEL Wireless and Microcontrollers ISP (see section 8.7. ).

These registers are in the "Extra FLASH Memory" part of the FLASH memory. This block is also called "XAF"

or eXtra Array FLASH. They are accessed in the following ways:

• Commands issued by the parallel memory programmer.

• Commands issued by the ISP software.

• Calls of API issued by the application software.

Program Lock Bits

Protection description

Security

level

LB0

LB1

LB2

No program lock features enabled. MOVC instruction executed from external program

memory returns non encrypted data.

MOVC instruction executed from external program memory are disabled from fetching

code bytes from internal memory, EA is sampled and latched on reset, and further

parallel programming of the FLASH is disabled.ISP and software programming with

API are still allowed.

Same as 2, also verify through parallel programming interface is disabled.

Same as 3, also external execution is disabled.

T89C51RD2-3CWC-M Datasheet(PDF) 53 Page - ATMEL Corporation

T89C51RD2-3CWC-M Datasheet(HTML) 53 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL