Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

CS43L42 Datasheet(PDF) 10 Page - Cirrus Logic

Part # CS43L42
Description  Low Voltage,Stereo DAC With Headphone Amp
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L42 Datasheet(HTML) 10 Page - Cirrus Logic

Back Button CS43L42 Datasheet HTML 6Page - Cirrus Logic CS43L42 Datasheet HTML 7Page - Cirrus Logic CS43L42 Datasheet HTML 8Page - Cirrus Logic CS43L42 Datasheet HTML 9Page - Cirrus Logic CS43L42 Datasheet HTML 10Page - Cirrus Logic CS43L42 Datasheet HTML 11Page - Cirrus Logic CS43L42 Datasheet HTML 12Page - Cirrus Logic CS43L42 Datasheet HTML 13Page - Cirrus Logic CS43L42 Datasheet HTML 14Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
CS43L42
10
DS481PP2
SWITCHING CHARACTERISTICS (T
A = -10 to 70° C; VL = 1.7 V - 3.6 V; Inputs: Logic 0 = GND,
Logic 1 = VL, CL =20pF)
Notes: 11. Internal SCLK Mode timing is not tested, but is guaranteed by design.
12. In Internal SCLK Mode, the LRCK duty cycle must be 50%
+/− 1/2 MCLK Period.
Parameters
Symbol
Min
Typ
Max
Units
Input Sample Rate
Base Rate Mode
High Rate Mode
Fs
Fs
2
50
-
-
50
100
kHz
kHz
MCLK Pulse Width High
MCLK/LRCK = 1024
7
-
-
ns
MCLK Pulse Width Low
MCLK/LRCK = 1024
7
-
-
ns
MCLK Pulse Width High
MCLK/LRCK = 768
10
-
-
ns
MCLK Pulse Width Low
MCLK/LRCK = 768
10
-
-
ns
MCLK Pulse Width High
MCLK/LRCK = 512
15
-
-
ns
MCLK Pulse Width Low
MCLK/LRCK = 512
15
-
-
ns
MCLK Pulse Width High MCLK / LRCK = 384 or 192
25
-
-
ns
MCLK Pulse Width Low MCLK / LRCK = 384 or 192
25
-
-
ns
MCLK Pulse Width High MCLK / LRCK = 256 or 128
35
-
-
ns
MCLK Pulse Width Low MCLK / LRCK = 256 or 128
35
-
-
ns
External SCLK Mode
LRCK Duty Cycle (External SCLK only)
40
50
60
%
SCLK Pulse Width Low
tsclkl
20
-
-
ns
SCLK Pulse Width High
tsclkh
20
-
-
ns
SCLK Period
Base Rate Mode
tsclkw
--
ns
High Rate Mode
tsclkw
--
ns
SCLK rising to LRCK edge delay
tslrd
20
-
-
ns
SCLK rising to LRCK edge setup time
tslrs
20
-
-
ns
SDATA valid to SCLK rising setup time
tsdlrs
20
-
-
ns
SCLK rising to SDATA hold time
tsdh
20
-
-
ns
Internal SCLK Mode (Note 11)
LRCK Duty Cycle (Internal SCLK only)
(Note 12)
-
50
-
%
SCLK Period
tsclkw
--
ns
SCLK rising to LRCK edge
tsclkr
--
µs
SDATA valid to SCLK rising setup time
tsdlrs
--
ns
SCLK rising to SDATA hold time
Base Rate Mode
tsdh
--
ns
High Rate Mode
tsdh
--
ns
1
128
()Fs
----------------------
1
64
()Fs
-------------------
1
SCLK
-----------------
tsclkw
2
------------------
1
512
()Fs
----------------------10
+
1
512
()Fs
----------------------15
+
1
384
()Fs
----------------------15
+



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com