| Electronic Components Datasheet Search |
|
HM17CM256 Datasheet(PDF) 96 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HM17CM256 Datasheet(HTML) 96 Page - Hynix Semiconductor |
|
96 / 111 page ![]() HM17CM256 - 96 - Applied port (* Remark Solves) *1 D0~D15, CS, RS, M/S, RD, WR, P/S, SEL68, CLK, CL, FLM, FR, RES ports *2 D0~D15 ports *3 CL, FLM, FR, CLK ports *4 CS, RS, M/S, SEL68, RD, WR, P/S, RES, OSC1 ports *5 applicable at D0~D15, CL, FLM, FR, CLK = high impedance state *6 SEGA0~SEGA127, SEGB0~SEGB127, SEGC0~SEGC127, COM0~COM79, COMI0, COMI1 ports resistance when being supplied 0.5V between each output ports and power port (VLCD, V1, V2, V3, V4) applicable under bias ratio = 1/9 *7 VDD ports VDD current when source clock is stopped, chip selection (CS=VDD) is non-selection state and no load. *8 oscillator frequency when internal oscillator circuit is used ( gradation display mode). applicable under Rf register of oscillator circuit, {Rf2, Rf1, Rf0} = “000” *9 oscillator frequency when internal oscillator circuit is used ( fixed gradation display mode). applicable under Rf register of oscillator circuit, {Rf2, Rf1, Rf0} = “000” *10 oscillator frequency when internal oscillator circuit is used ( BW display mode). applicable under Rf register of oscillator circuit, {Rf2, Rf1, Rf0} = “000” *11 VOUT port N x boosting (N=2~7). applicable under internal oscillator circuit and internal power circuit are ON state VEE = 2.4~3.3V, electric volume is MAX(“1111111”). bias = 1/5~1/10, 1/82 duty, no load at LCD driver port. RL = 30k Ω(between V OUT ,VSS), CA1= CA2=1.0 µF, CA 3=0.1 µF, DCON=“1”, AMPON=“1” *12 applicable under internal oscillator circuit and internal power circuit are ON state and no access from CPU. electric volume is “1111111”. Display is all ON and cross check pattern display ( variable gradation display mode), and no load at LCD driver port. Test condition : VDD=VEE=VREF, CA1=CA2=1.0 µF, CA 3=0.1 µF, DCON=“1”, AMPON=“1”, NLIN=”0”, 1/82 duty. *13 VREG output voltage when VBA output is connected to VREF input, VREG gain is N=1. *14 VREG port VEE= 2.4~3.3V, VREF= 0.9 VEE, bias= 1/5~1/10, 1/82 duty, electric volume is “1111111” Cross hatch state and no load at LCD driver port. Boosting coefficient N is 2~7 times Test condition : CA1=CA2=1.0 µF, CA 3=0.1 µF, DCON=“1”, AMPON=“1”, NLIN=”0” |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |