HM17CM256 datasheet(29/111 Pages) HYNIX

29 / 111 page

HM17CM256

- 29 -

(11)

display data structure and gradation control

For the purpose of gradation control, information per pixel requires multiple bits.

This IC has 3 bit

or 2 bit data per output to achieve the gradation display.

This IC is connected to an STN color LCD panel by three segment port units and one pixel consists

of three outputs of segment driver, and so 256 color ( 3 bits x 3 bits x 2 bits ) display on 128 x 82

pixels is realized.

Since one pixel data can be processed by one time access to memory, the data can be rewritten

fast and naturally.

The weight of each data bit is dependent on the status of SWAP register bit and REF register

when data is written to the display RAM.

•

ACCESS when (REF, SWAP)=(0, 0) or (1, 1)

notice) internal access X address :nH~7FH (access when REF=”0”)

:7FH~nH (access when REF=”1”)

•

ACCESS when (REF, SWAP)=(0, 1) or (1, 0)

notice) internal access X address :nH~7FH (access when REF=”0”)

:7FH~nH (access when REF=”1”)

SEGAi

SEGBi

Palette Bj

Palette Aj

SEGCi

Palette Cj

MSB

LSB

MSB

LSB

MSB

GLSB circuit

Gradation palette

i=0~127

j=0~7

CPU access data

X address :nH

Gradation

control circuit.

Display RAM data

SEGAi

SEGBi

SEGCi

Palette Aj

Palette Bj

Palette Cj

MSB

LSB MSB

Gradation palette

i=0~127

j=0~7

CPU access data

X address :nH

Gradation

control circuit

Display RAM data

GLSB circuit

HM17CM256 Datasheet(PDF) 29 Page - Hynix Semiconductor

HM17CM256 Datasheet(HTML) 29 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL