HMS91C8032 datasheet(72/157 Pages) HYNIX

72 / 157 page

HMS91C8032/97C8032

NOV., 2001 Ver 1.02

timer interrupt(Maskable Interrupt or Non Maskable Interrupt)

are selected by WDTMK flag. If maskable interrupt is selected by

WDTMK flag, the watchdog timer interrupt can be disabled by

IEWDT flag of the IE3 register. Refer Figure 4-29.

Watchdog timer restart

After the watchdog timer starts, resetting RUNWDT flag to 1

makes the 8-bit watchdog counter restart from the initial value

determined by WDTDR register. Once the watchdog timer starts,

setting RUNWDT flag to 1 does not stop the watchdog timer.

The watchdog timer continues operating in the IDLE mode but it

stops in the Power Down mode.

NOTE:

OSC : System clock frequency

Figure 4-29 Watchdog Timer Block Dragram

NMI

WDTMK

RUNWDT

WDTMD[2:0]

ENWDT

WDTDR

Prescaler

8-bit

Counter

IRQWD

fXX

1/1

1/23

1/24

1/25

1/27

1/29

1/211

1/213

WDTMD[2:0]

Inadvertent Program Loop Detection Time

000

OSC (0.139us)

001

OSC / 2^3 (1.1us)

010

OSC / 2^4 (2.2us)

011

OSC / 2^5 (4.4us)

100

OSC / 2^7 (17.8us)

101

OSC / 2^9 (71.1us)

110

OSC / 2^11 (284us)

111

OSC / 2^13 (1138us)

Table 4-28 Watchdog Timer Inadvertent Program Loop Detection Times

HMS91C8032 Datasheet(PDF) 72 Page - Hynix Semiconductor

HMS91C8032 Datasheet(HTML) 72 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL