Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AN4506 Datasheet(PDF) 10 Page - STMicroelectronics

Part # AN4506
Description  This document is intended to provide information
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4506 Datasheet(HTML) 10 Page - STMicroelectronics

Back Button AN4506 Datasheet HTML 6Page - STMicroelectronics AN4506 Datasheet HTML 7Page - STMicroelectronics AN4506 Datasheet HTML 8Page - STMicroelectronics AN4506 Datasheet HTML 9Page - STMicroelectronics AN4506 Datasheet HTML 10Page - STMicroelectronics AN4506 Datasheet HTML 11Page - STMicroelectronics AN4506 Datasheet HTML 12Page - STMicroelectronics AN4506 Datasheet HTML 13Page - STMicroelectronics AN4506 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 47 page
background image
Operating modes
AN4506
10/47
DocID026442 Rev 2
Table 4 shows the typical values of power consumption for the different operating modes.
Power consumption in Normal mode is independent of the selected ODR.
2.1
Power-down mode
When the device is in Power-down mode, almost all internal blocks of the device are
switched off to minimize power consumption. Digital interfaces (I2C and SPI) are still active
to allow communication with the device. The content of the configuration registers is
preserved and output data registers are not updated, therefore keeping the last data
sampled in memory before going into Power-down mode.
2.2
Sleep mode
While the device is in Sleep mode the driving circuitry making the moving mass of the
gyroscope oscillating is kept active. Turn-on time from Sleep mode to Normal mode is
drastically reduced.
2.3
Low ODR mode
In this mode low speed ODRs are enabled. After setting the Low_ODR bit to ‘1’ in the
LOW_ODR register (39h), three low-speed ODRs can be chosen through the DR1 and DR0
bits in the CTRL1 register: 12.5 Hz, 25 Hz and 50 Hz.
Refer to Table 3 for ODR and bandwidth configurations.
Data interrupt generation is active and configured through the IG_CFG register.
2.4
Normal mode
In Normal mode, data are generated at the data rate (ODR) selected through the DR bits.
Data interrupt generation is active and configured through the IG_CFG register.
Table 4. Power consumption
Operating mode
Power consumption (Vdd = 3 V)
Power-down
0.5 μA
Sleep
2.4 mA
Normal
4.8 mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com